Method and system for testing host bus adapters

- QLOGIC, Corporation

A system and method to test a host bus adapter's (“HBAs”) ability to handle stream of invalid characters is provided. A data presenter module presents data to a HBA without being aware of a data format. A data producer module that is aware of the data format and schedules special characters so that the HBA can perform alignment operations. A bit offset change module changes a bit offset that is used by the data presenter module and causes to send random serial data to the HBA, which results in loss of alignment in the HBA and causes the HBA to decode invalid characters.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
BACKGROUND

1. Field of the Invention

The present invention relates to host bus adapters, and more particularly to testing host bus adapters with PCI-Express port logic.

2. Background of the Invention

Storage area networks (“SANs”) are commonly used where plural memory storage devices are made available to various host computing systems. Data in a SAN is typically moved between plural host systems (that include computer systems, servers etc.) and storage systems (or storage devices, used interchangeably throughout this specification) through various controllers/adapters.

Host systems typically include several functional components. These components may include a central processing unit (CPU), main memory, input/output (“I/O”) devices, and streaming storage devices (for example, tape drives). In conventional systems, the main memory is coupled to the CPU via a system bus or a local memory bus. The main memory is used to provide the CPU access to data and/or program information that is stored in main memory at execution time. Typically, the main memory is composed of random access memory (RAM) circuits. A computer system with the CPU and main memory is often referred to as a host system.

Host systems often communicate with storage systems via a host bus adapter (“HBA”, may also be referred to as a “controller” and/or “adapter”) using an interface, for example, the “PCI” bus interface. PCI stands for Peripheral Component Interconnect, a local bus standard that was developed by Intel Corporation®. The PCI standard is incorporated herein by reference in its entirety.

PCI-Express is another Input/Output (“I/O”) bus standard (incorporated herein by reference in its entirety) used in this environment. PCI-Express uses discrete logical layers to process inbound and outbound information.

Various other standard interfaces are also used to move data between host systems and storage devices. Fibre channel is one such standard. Fibre channel (incorporated herein by reference in its entirety) is an American National Standard Institute (ANSI) set of standards, which provides a serial transmission protocol for storage and network protocols such as HIPPI, SCSI, IP, ATM and others.

HBAs that are placed in SANs receive serial data, align the serial data and then convert it into parallel data. A HBA determines data boundary before performing the alignment operation. A comma character is often used by the HBA to determine character and word alignment in a serial stream of data. Once a comma character is detected the HBA assumes that the received character/words are on the same boundary. Hence, it is important for a HBA to properly detect comma (or any other special character) characters in a bit stream in order to correctly process data thereafter. A HBA typically uses a state machine (or other piece of hardware) to detect comma characters and perform the alignment.

Conventional systems do not provide an efficient methodology to periodically test a HBA's ability to detect comma characters and then perform the re-alignment. Therefore, there is a need for a method and system that can generate random data and test a HBA's ability to detect comma characters and reacquire correct alignment, if needed.

SUMMARY OF THE INVENTION

In one aspect of the present invention, a system for testing a host bus adapter's (“HBA's”) ability to handle stream of invalid characters is provided. The system includes, a data presenter module that presents data to a HBA without being aware of a data format; a data producer module that is aware of the data format and schedules special characters so that the HBA can perform alignment operations; and a bit offset change module that changes a bit offset that is used by the data presenter module and causes to send random serial data to the HBA, which results in loss of alignment in the HBA and causes the HBA to decode invalid characters.

In another aspect of the present invention, a method for testing a host bus adapter's (“HBA's”) ability to handle stream of invalid characters is provided. The method includes, selecting random data, wherein a data producer module selects random data and is aware of a data format, and schedules special characters in the random data so that the HBA can perform alignment operations; converting the random data to a format that is acceptable to a receive channel in the HBA; and setting a bit off-set that results in loss of alignment in the HBA and causes the HBA to decode invalid characters, wherein a bit-offset module sets the bit offset.

In yet another aspect of the present invention, a testing module for testing a host bus adapter's (“HBA's”) ability to handle stream of invalid characters is provided. The testing module includes a data presenter module that presents data to a HBA without being aware of a data format; a data producer module that is aware of the data format and schedules special characters so that the HBA can perform alignment operations; and a bit offset change module that changes a bit offset that is used by the data presenter module and causes to send random serial data to the HBA, which results in loss of alignment in the HBA and causes the HBA to decode invalid characters.

This brief summary has been provided so that the nature of the invention may be understood quickly. A more complete understanding of the invention can be obtained by reference to the following detailed description of the preferred embodiments thereof concerning the attached drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing features and other features of the present invention will now be described with reference to the drawings of a preferred embodiment. In the drawings, the same components have the same reference numerals. The illustrated embodiment is intended to illustrate, but not to limit the invention. The drawings include the following Figures:

FIG. 1A shows a block diagram of a system with a host bus adapter that is tested according to one aspect of the present invention;

FIG. 1B shows a block diagram of a test module functionally coupled to a HBA, according to one aspect of the present invention;

FIG. 1C shows a block diagram of a HBA that is tested, according to one aspect of the present invention;

FIG. 2A shows a block diagram of a system for testing a HBA, according to one aspect of the present invention;

FIG. 2B shows a block diagram of a PCI-Express receive channel that is used for testing a HBA, according to one aspect of the present invention;

FIG. 2C shows the architecture of a software module for testing a HBA, according to one aspect of the present invention;

FIG. 2D shows an example of character/word alignment that is used for testing a HBA, according to one aspect of the present invention; and

FIG. 3 shows a process flow diagram for testing a HBA, according to one aspect of the present invention; and

FIG. 4 shows an example of a bit-offset used for testing HBAS, according to one aspect of the present invention.

 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

To facilitate an understanding of the preferred embodiment, the general architecture and operation of a System will be described. The specific architecture and operation of the preferred embodiment will then be described with reference to the general architecture.

FIG. 1A shows a block diagram of a system 101 where a host computing system 102 is coupled to a storage device 105 via a SAN 104. HBA 106 facilitates data transfer between host 102 and device 105 (shown as 103).

FIG. 1B shows a system for testing HBA 106 that is coupled to a test module 106B via a serial interface 136A. It is noteworthy that the adaptive aspects of the present invention are not limited to a serial interface. Test module 106B operates as a part of any computing system. Test module 106B is not limited to any particular interface/operating system.

FIG. 1C shows a block diagram of adapter 106. Adapter 106 includes processors (may also be referred to as “sequencers”) “RSEQ” 109 and “XSEQ” 112 for receive and transmit side, respectively for processing data received from storage sub-systems and transmitting data to storage sub-systems. Transmit path in this context means data path from a host memory (not shown) to the storage systems via adapter 106. Receive path means data path from storage subsystem via adapter 106. It is noteworthy, that only one processor is used for receive and transmit paths, and the present invention is not limited to any particular number/type of processors. Buffers 111A and 111B are used to store information in receive and transmit paths, respectively.

Beside dedicated processors on the receive and transmit path, adapter 106 also includes processor 106A, which may be a reduced instruction set computer (“RISC”) for performing various functions in adapter 106.

Adapter 106 also includes fibre channel interface (also referred to as fibre channel protocol manager “FPM”) 113 that includes modules 113A and 113B in receive and transmit paths, respectively (shown as “FC RCV” and “FC XMT”). Modules 113A and 113B allow data to move to/from storage systems and are described below in detail. Frames 146A are received from a fibre channel network, while frames 146B are transmitted to the fibre channel network.

Adapter 106 is also coupled to external memory (not shown) and local memory interface 122. Memory interface 122 is provided for managing local memory. Local DMA module 137A is used for gaining access to a channel to move data from local memory (108/110). Adapter 106 also includes a serial/de-serializer (shown as “XGXS/SERDES”) 136 for converting data from 10-bit to 8-bit format and vice-versa.

Adapter 106 also includes request queue DMA channel (0) 130, response queue (0) DMA channel 131, response queue (1) 132A, and request queue (1) DMA channel 132; and a command DMA channel 133 for managing command information. DMA channels are coupled to an arbiter module (not shown) that receives requests and grants access to a certain channel.

Both receive and transmit paths have DMA modules “RCV DATA DMA” 129A and 129B and “XMT DATA DMA” 135 that are used to gain access to a channel for data transfer in the receive/transmit paths. Transmit path also has a scheduler 134 that is coupled to processor 112 and schedules transmit operations.

PCI master interface 107A and PCI target interface 107B are both coupled to a PCI-Express Core logic 137 (may also be referred to as “logic 137”). Interface 107A and 107B includes an arbitration module that processes DMA access to plural DMA channels.

FIG. 2A shows a block diagram with certain components of logic 137 that are used for testing HBA 106. Logic 137 includes a serial/de-serializer 201 and a PCI-Express receive channel (“PCS”) 202 that are described below in detail.

Testing module 106B sends random serial data via SERDES 106C and serial interface 136A. SERDES 201 receives the incoming data stream and passes the data stream to PCS 202.

FIG. 2B shows a block diagram of PCS 202 with a comma alignment block 202A, a buffer 202B and a decoder 202C. Typically SERDES 201 sends 10-bit data that is received by PCS 202. A comma character may be used to determine where data boundary begins (or ends). The incoming bits from SERDES 201 are synchronized with respect to the comma character.

FIG. 2D shows an example of how data is sent from SERDES 201. Three characters 1, 2 and 3 are shown in FIG. 2D. The 20 bits from SERDES 201 may have bits from all the three characters. Hence, it is important to detect a comma character, which allows synchronization of comma characters with words.

Comma alignment block 202A includes a state machine (not shown) that determines where a comma character is located in a bit stream received from SERDES 201. Based on the location of the comma character, the incoming bits are re-aligned and then stored in a buffer 202B. Decoder 202C decodes 10-bit data to 8-bit data and the decoded 8-bit data is sent to other components in HBA 106 for processing.

To ensure that a comma character is detected accurately, and proper bit alignment takes place in PCS 202, testing module 106B uses a software module that is shown in FIG. 2C. The software module includes a data presenter module 206, data producer module 207 and a bit offset change module 208.

Data presenter module 206 presents 20-bit blocks of data that is sent to SERDES 106C. Data presenter module 206 is unaware of data formatting. Data presenter module 206 uses buffer 210 to present the data. Buffer 210 may be a circular buffer. The size of buffer 210 depends on the type of interface that is used. For example, if a 20-bit interface is used on the receiver side (i.e. PCS 202 side) then a buffer that can accommodate the 20-bit is used by data presenter module 206. It is noteworthy that buffer 210 may include more than one buffer, as shown in FIG. 4.

Data Producer module 207 is a software thread that is aware of the data format used by the receiver (PCS 202 in HBA 106). Data producer module 207 may choose to create 8-bit data and then convert it into 10-bits. Data in 10-bit format is stored in buffer 210 from where data presenter module 206 sends the data to SERDES 201 via SERDES 106C.

Data producer module 207 schedules (or inserts) sufficient number of comma characters to allow PCS 202 to perform periodic alignment operations (using comma alignment block 202A). Although data producer module 207 inserts (or commands insertion of) comma characters, it is unaware of any synchronization or loss of synchronization that may occur at PCS 202.

Buffer 210 is also useful, if HBA 106 (via PCS 202) wants to examine historical data that is sent by testing module 106B. This history allows for latency between the time testing module 106B (the transmitter) has sent data and the time HBA 106 receives data, converts it to parallel data and converts the 10-bit data into 8-bit data.

Bit offset change module 208 is unaware of any of the data that is being operated on by data producer module 207 and/or data presenter module 206. Bit offset change module 208 changes the bit offset that is used by data presenter module 206. This sends random data from testing module 106B to HBA 106. This will cause a loss of alignment by the receiver (PCS 202) and force comma alignment block 202A to perform character re-alignment after the loss of alignment. HBA 106 in general and PCS 202 in particular are tested to see if the character alignment is performed properly after the bit offset.

Standard testing software/hardware may used in conjunction with testing module 106B to track/monitor how HBA 106 performs re-alignment after it receives random data via SERDES 106C, as described above.

FIG. 3 shows a process flow diagram for inducing data alignment errors and testing HBA 106 under the induced errors, according to one aspect of the present invention.

Turning in detail to FIG. 3, in step S300, data producer module 207 selects the data that is to be sent to HBA 106. In one aspect, the data may be in 8-bit format.

In step S302, the 8-bit data is converted into a 10-bit format. In step S304, the data is placed in buffer 210. In step S306, a 20-bit block of data is created in buffer 210 and in step S308, a bit offset is set by bit offset change module 208. Thereafter, data is sent to PCS 202 in step S310.

FIG. 4 shows an example of how the bit-offset are used to send data from via SERDES 106C. Buffer 1 and buffer 2 are a part of buffer 210. The bit-offset is set at 5 and data presenter module 206 then presents the data to SERDES 106C and then to PCS 202 via SERDES 201.

In one aspect of the present invention, character/word synchronization is lost in PCS 202 and this causes a stream of invalid characters to be sent. This forces state machines (not shown) in HBA 106 to be tested. Hence, HBA 106's character alignment function can be tested from any platform using test module 106B.

Although the present invention has been described with reference to specific embodiments, these embodiments are illustrative only and not limiting. Many other applications and embodiments of the present invention will be apparent in light of this disclosure and the following claims.

Claims

1. A system for testing a host bus adapter's (“HBA's”) ability to handle stream of invalid characters, comprising:

a computing system coupled to the HBA, where the computing system executes codes for: (a) a data presenter module that presents data to a HBA without being aware of a data format; (b) a data producer module that is aware of the data format and schedules special characters so that the HBA can perform alignment operations; and (c) a bit offset change module that changes a bit offset that is used by the data presenter module and causes to send random serial data to the HBA, which results in loss of alignment in the HBA and causes the HBA to decode invalid characters.

2. The system of claim 1, wherein the data presenter module sends 20-bit blocks of data.

3. The system of claim 1, wherein the data producer module creates 8-bit data, converts the 8-bit data into 10-bit data, before sending the 10-bit data to a circular buffer.

4. The system of claim 3, wherein the circular buffer is used for staging random data streams, before sending the data to the HBA.

5. The system of claim 1, wherein the data presenter module, the data producer module and the bit offset module operate in parallel.

6. A method for testing a host bus adapter's (“HBA's”) ability to handle stream of invalid characters, comprising:

selecting random data, wherein a data producer module selects random data and is aware of a data format, and schedules special characters in the random data so that the HBA can perform alignment operations;
converting the random data to a format that is acceptable to a receive channel in the HBA; and
setting a bit off-set that results in loss of alignment in the HBA and causes the HBA to decode invalid characters, wherein a bit-offset module sets the bit offset.

7. The method of claim 6, wherein a data presenter module sends 20-bit blocks of data to the HBA.

8. The method of claim 7, wherein the data presenter module is unaware of the data format in which data is presented to the HBA.

9. The method of claim 6, wherein the data producer module creates 8-bit data, converts the 8-bit data into 10-bit data, before sending the 10-bit data to a circular buffer.

10. The method of claim 9, wherein the circular buffer is used for staging random data streams, before sending the data streams to the HBA.

11. The method of claim 6, wherein a data presenter module, the data producer module and the bit offset module operate in parallel.

12. A testing module for testing a host bus adapter's (“HBA's”) ability to handle stream of invalid characters, comprising:

a computing system coupled to the HBA via a serial interface, where the computing system executes code for: (a) a data presenter module that presents data to a HBA without being aware of a data format; (b) a data producer module that is aware of the data format and schedules special characters so that the HBA can perform alignment operations; and (c) a bit offset change module that changes a bit offset that is used by the data presenter module and causes to send random serial data to the HBA, which results in loss of alignment in the HBA and causes the HBA to decode invalid characters.

13. The testing module of claim 12, wherein the data presenter module sends 20-bit blocks of data.

14. The testing module of claim 12, wherein the data producer module creates 8-bit data, converts the 8-bit data into 10-bit data, before sending the 10-bit data to a circular buffer.

15. The testing module of claim 14, wherein the circular buffer is used for staging random data streams, before sending the data to the HBA.

16. The testing module of claim 12, wherein the data presenter module, the data producer module and the bit offset module operate in parallel.

Referenced Cited
U.S. Patent Documents
4268906 May 19, 1981 Bourke et al.
4333143 June 1, 1982 Calder
4449182 May 15, 1984 Rubinson
4549263 October 22, 1985 Calder
4777595 October 11, 1988 Strecker et al.
4783730 November 8, 1988 Fischer
4783739 November 8, 1988 Calder
4803622 February 7, 1989 Bain, Jr. et al.
5129064 July 7, 1992 Fogg, Jr. et al.
5212795 May 18, 1993 Hendry
5249279 September 28, 1993 Schmenk et al.
5276807 January 4, 1994 Kodama et al.
5280587 January 18, 1994 Shimodaira et al.
5321816 June 14, 1994 Rogan et al.
5347638 September 13, 1994 Desai et al.
5371861 December 6, 1994 Keener et al.
5388237 February 7, 1995 Sodos
5448702 September 5, 1995 Garcia, Jr. et al.
5469453 November 21, 1995 Glider et al.
5568614 October 22, 1996 Mendelson
5613162 March 18, 1997 Kabenjian et al.
5647057 July 8, 1997 Roden et al.
5664197 September 2, 1997 Kardach et al.
5671365 September 23, 1997 Binford et al.
5729762 March 17, 1998 Kardach et al.
5740467 April 14, 1998 Chmielecki, Jr. et al.
5758187 May 26, 1998 Young
5761427 June 2, 1998 Shah et al.
5828856 October 27, 1998 Bowes et al.
5828903 October 27, 1998 Sethuram et al.
5835496 November 10, 1998 Yeung et al.
5875343 February 23, 1999 Binford et al.
5881296 March 9, 1999 Williams et al.
5892969 April 6, 1999 Young
5905905 May 18, 1999 Dailey et al.
5917723 June 29, 1999 Binford
5968143 October 19, 1999 Chisholm et al.
5983292 November 9, 1999 Nordstrom et al.
6006340 December 21, 1999 O'Connell
6049802 April 11, 2000 Waggener, Jr. et al.
6055603 April 25, 2000 Ofer et al.
6078970 June 20, 2000 Nordstrom et al.
6105122 August 15, 2000 Muller et al.
6115761 September 5, 2000 Daniel et al.
6118776 September 12, 2000 Berman
6134617 October 17, 2000 Weber
6185620 February 6, 2001 Weber et al.
6233244 May 15, 2001 Runaldue et al.
6269413 July 31, 2001 Sherlock
6353612 March 5, 2002 Zhu et al.
6397277 May 28, 2002 Kato et al.
6408349 June 18, 2002 Castellano
6425021 July 23, 2002 Ghodrat et al.
6425034 July 23, 2002 Steinmetz et al.
6434630 August 13, 2002 Micalizzi, Jr. et al.
6457090 September 24, 2002 Young
6463032 October 8, 2002 Lau et al.
6502189 December 31, 2002 Westby
6504846 January 7, 2003 Yu et al.
6526518 February 25, 2003 Catlin et al.
6546010 April 8, 2003 Merchant et al.
6564271 May 13, 2003 Micalizzi, Jr. et al.
6594329 July 15, 2003 Susnow
6604224 August 5, 2003 Armstrong et al.
6636909 October 21, 2003 Kahn et al.
6643748 November 4, 2003 Wieland
6671776 December 30, 2003 DeKoning
6671832 December 30, 2003 Apisdorf
6721799 April 13, 2004 Slivkoff
6725388 April 20, 2004 Susnow
6763398 July 13, 2004 Brant et al.
6775693 August 10, 2004 Adams
6810440 October 26, 2004 Micalizzi, Jr. et al.
6810442 October 26, 2004 Lin et al.
6871248 March 22, 2005 Riley
7000025 February 14, 2006 Wilson
7155553 December 26, 2006 Lueck et al.
7230549 June 12, 2007 Woodral et al.
7231480 June 12, 2007 Woodral
7231560 June 12, 2007 Lai et al.
7254206 August 7, 2007 Chiang
20020069317 June 6, 2002 Chow et al.
20020147802 October 10, 2002 Murotani et al.
20030056032 March 20, 2003 Micalizzi et al.
20030097481 May 22, 2003 Richter
20030126320 July 3, 2003 Liu et al.
20030161429 August 28, 2003 Chiang
20040073862 April 15, 2004 Armstrong et al.
20040267982 December 30, 2004 Jackson et al.
20050058148 March 17, 2005 Castellano et al.
20050093575 May 5, 2005 Schoenborn et al.
20050104623 May 19, 2005 Guo et al.
20050141661 June 30, 2005 Renaud et al.
20060095607 May 4, 2006 Lim et al.
20060123298 June 8, 2006 Tseng
20060129733 June 15, 2006 Sobelman
20060156083 July 13, 2006 Jang et al.
20060209735 September 21, 2006 Evoy
20060253757 November 9, 2006 Brink et al.
20070011534 January 11, 2007 Boudon et al.
20070124623 May 31, 2007 Tseng
20070177701 August 2, 2007 Thanigasalam
20070262891 November 15, 2007 Woodral et al.
Foreign Patent Documents
0738978 October 1996 EP
1059588 December 2000 EP
WO 95/06286 March 1995 WO
WO 00/58843 October 2000 WO
Other references
  • International Preliminary Report on Patentability dated Mar. 13, 2007, for International patent application No. PCT/US2005/031661.
  • International Preliminary Report on Patentability dated Mar. 27, 2007, for International patent appllication No. PCT/US2005/031660.
  • Houghton Mifflin Company, “Definition of the term “network”, Source: The American Heritage College Dictionary”, Fourth Edition,(2002),934.
  • “PCI Express Base Specification Revision 1.0”, (Apr. 29, 2002), 195-196.
  • “PCI Express Base Specification Revision 1.0”, PCI-SIG, (Apr. 29, 2002),183, 184, 199-201.
  • “PCI Express Base Specification Revision 1.0a”, PCI-SIG, (Apr. 15, 2003),171, 172, 204 & 205.
  • Budruk, Ravi, et al., “PCI Express System Architecture”, (2004),434,436-439,442-443.
  • Malavalli, Kumar , “High Speed Fibre Channel Switching Fabric Services”, Proceedings of the SPIE, SPIE, Bellingham, VA, USA vol. 1577,, XP000562869, ISSN: 0277-786X,(Sep. 4, 1991),216-226.
  • “Fibre Channel Framing and Signaling (FC-FS) Rev. 1.10”, American National Standards Institute, Inc. (ANSI), retrieved from the internet on Nov. 15, 2007 at ftp://ftp.t11.org/t11/pub/fc/fs/01-024v1.pdf,(Jan. 25, 2001),319-320.
  • “Office Action from USPTO dated Apr. 6, 2007 for U.S. Appl. No. 10/956,718”.
  • “Office Action from USPTO dated Feb. 1, 2007 for U.S. Appl. No. 10/935,919”.
  • “Office Action from USPTO dated Oct. 2, 2007 for U.S. Appl. No. 10/935,919”.
  • “Office Action from USPTO dated Aug. 30, 2007 for U.S. Appl. No. 11/746,486”.
Patent History
Patent number: 7392437
Type: Grant
Filed: Jan 20, 2005
Date of Patent: Jun 24, 2008
Patent Publication Number: 20060161702
Assignee: QLOGIC, Corporation (Aliso Viejo, CA)
Inventors: Gavin J Bowlby (Vista, CA), David E. Woodral (Walnut, CA)
Primary Examiner: Christopher S McCarthy
Attorney: Klein, O'Neiil & Singh, LLP
Application Number: 11/039,189