Ground block for integrated circuits

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description

FIG. 1 is a top perspective view of a ground block for integrated circuits, showing our new design;

FIG. 2 is a bottom perspective view thereof;

FIG. 3 is a front view thereof;

FIG. 4 is a back view thereof;

FIG. 5 is a left side view thereof;

FIG. 6 is a right side view thereof;

FIG. 7 is a top view thereof; and,

FIG. 8 is a bottom view thereof.

Claims

The ornamental design for a ground block for integrated circuits, as shown and described.

Referenced Cited
U.S. Patent Documents
3372310 March 1968 Kantor
6168449 January 2, 2001 Huang
6299459 October 9, 2001 Botka et al.
D471167 March 4, 2003 Ebihara
6861667 March 1, 2005 Gilk et al.
6979595 December 27, 2005 James et al.
7074049 July 11, 2006 O'Sullivan
D529031 September 26, 2006 Huang
D548201 August 7, 2007 Jones
7255576 August 14, 2007 O'Sullivan
D601978 October 13, 2009 Matsuba
D605613 December 8, 2009 Carter et al.
7862391 January 4, 2011 Johnston et al.
D637566 May 10, 2011 Cleghorn
8460010 June 11, 2013 Kimura et al.
D691101 October 8, 2013 Ishizawa et al.
D695231 December 10, 2013 Shen
D716743 November 4, 2014 Hu
D742338 November 3, 2015 Akana et al.
D753073 April 5, 2016 Sponring
D757666 May 31, 2016 Yokoo
9476936 October 25, 2016 Johnson et al.
D773404 December 6, 2016 Li
D778850 February 14, 2017 Matsumoto
D778851 February 14, 2017 Matsumoto
9606143 March 28, 2017 Sherry
D819037 May 29, 2018 Li
D875056 February 11, 2020 Qi
D879787 March 31, 2020 Luo
D880484 April 7, 2020 Li et al.
11293968 April 5, 2022 Sherry
11802909 October 31, 2023 Carideo
11821943 November 21, 2023 Treibergs
D1044751 October 1, 2024 Treibergs
D1050059 November 5, 2024 Nakano
20010025957 October 4, 2001 Takahashi
20030232516 December 18, 2003 Bedell et al.
20070004245 January 4, 2007 O'Sullivan et al.
20080297142 December 4, 2008 Alladio et al.
20090042415 February 12, 2009 Nakamura
20140103952 April 17, 2014 Kuong et al.
20140127953 May 8, 2014 Foong et al.
20180098447 April 5, 2018 Brown et al.
20220107359 April 7, 2022 Treibergs et al.
20230056822 February 23, 2023 Tadele et al.
Foreign Patent Documents
202130844265 July 2022 CN
102121754 June 2020 KR
3020210033928 November 2022 KR
200815773 April 2008 TW
D205153 June 2020 TW
223374-0001 February 2023 TW
223708-0001 February 2023 TW
224736-0001 April 2023 TW
111303418 April 2023 TW
Other references
  • An FPGA-based system for generalised electron devices testing,https://www.nature.com/articles/s41598-022-18100-3, Aug. 17, 2022. (Year: 2022).
  • Office Action issued in Taiwan Design Patent Application No. 110303723, Apr. 11, 2022, with summary translation (4 pages).
  • LGA Sockets, Land Gris Array Sockts—Te.com, No Announcement Date [online], retrieved on Aug. 3, 2023, retrieved from internet, https://www.te.com/usa-en/products/connectors/sockets/ic-sockets/lga-sockets.html?tab=pgp-story (Year: 2023).
  • Products—Johnstech.com, No Announcement Date [online], retrieved on Aug. 3, 2023, retrieved from internet, https://www.johnstech.com/products/ (Year: 2023).
  • Extended European Search Report, European Patent Application No. 21878322.3, Sep. 20, 2024 (9 pages).
Patent History
Patent number: D1121579
Type: Grant
Filed: Aug 26, 2024
Date of Patent: Apr 7, 2026
Assignee: JOHNSTECH INTERNATIONAL CORPORATION (Minneapolis, MN)
Inventors: Valts Treibergs (White Bear Township, MN), Pat Joyal (North Branch, MN), Leslie Fliegelman (Andover, MN)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/959,402