Substrate for an electronic circuit
Latest Kabushiki Kaisha Toshiba Patents:
Description
The broken lines shown in the drawings represent portions of the substrate for an electronic circuit that form no part of the claimed design.
Claims
The ornamental design for a substrate for an electronic circuit, as shown and described.
Referenced Cited
U.S. Patent Documents
Foreign Patent Documents
D68316 | September 1925 | Lader |
5858481 | January 12, 1999 | Fukushima et al. |
6410355 | June 25, 2002 | Wallace |
D459706 | July 2, 2002 | Ebihara et al. |
D471524 | March 11, 2003 | Ebihara et al. |
D526972 | August 22, 2006 | Egawa et al. |
D531139 | October 31, 2006 | Egawa et al. |
7306161 | December 11, 2007 | Takiar |
7307848 | December 11, 2007 | Takiar |
D608741 | January 26, 2010 | Miyashita |
7864540 | January 4, 2011 | Takiar |
D633672 | March 1, 2011 | McKnight |
D633673 | March 1, 2011 | McKnight |
D637193 | May 3, 2011 | Andre et al. |
D670917 | November 20, 2012 | Blackford |
D673922 | January 8, 2013 | Moriai et al. |
D674759 | January 22, 2013 | Chang et al. |
D686175 | July 16, 2013 | Gurary et al. |
D686582 | July 23, 2013 | Krishnan et al. |
D690671 | October 1, 2013 | Gurary et al. |
D699201 | February 11, 2014 | Petsch |
D702445 | April 15, 2014 | Boyle |
D704155 | May 6, 2014 | Chang et al. |
D716743 | November 4, 2014 | Hu |
D727861 | April 28, 2015 | Tang |
D730304 | May 26, 2015 | Matsumoto et al. |
D753073 | April 5, 2016 | Sponring |
D757666 | May 31, 2016 | Yokoo |
D761745 | July 19, 2016 | Shinkai |
D764424 | August 23, 2016 | Matsumoto |
D768115 | October 4, 2016 | Kazanchian |
20030094628 | May 22, 2003 | Yeh et al. |
20060168721 | August 3, 2006 | McGuire et al. |
20080123318 | May 29, 2008 | Lam |
20100326710 | December 30, 2010 | Zhang |
20110051351 | March 3, 2011 | Harashima |
488834 | May 2002 | CN |
104233 | March 2001 | JP |
1287854 | December 2006 | JP |
1426168 | October 2011 | JP |
1479369 | September 2013 | JP |
1479370 | September 2013 | JP |
30-0470075 | November 2007 | KR |
Patent History
Patent number: D778850
Type: Grant
Filed: May 13, 2016
Date of Patent: Feb 14, 2017
Assignee: Kabushiki Kaisha Toshiba (Minato-ku, Tokyo)
Inventors: Manabu Matsumoto (Yokohami), Isao Ozawa (Chigasaki)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/564,493
Type: Grant
Filed: May 13, 2016
Date of Patent: Feb 14, 2017
Assignee: Kabushiki Kaisha Toshiba (Minato-ku, Tokyo)
Inventors: Manabu Matsumoto (Yokohami), Isao Ozawa (Chigasaki)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/564,493
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)