Semiconductor package

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description

FIG. 1 is a front, plan and right side perspective view of a semiconductor package showing our new design;

FIG. 2 is a front, bottom and right side perspective view thereof;

FIG. 3 is a rear, plan and left side perspective view thereof;

FIG. 4 is a rear, bottom and left side perspective view thereof;

FIG. 5 is a front elevational view thereof;

FIG. 6 is a rear elevational view thereof;

FIG. 7 is a top plan view thereof;

FIG. 8 is a bottom plan view thereof;

FIG. 9 is a left side elevational view thereof; and,

FIG. 10 is a right side elevational view thereof.

Claims

The ornamental design for a semiconductor package, as shown and described.

Referenced Cited
U.S. Patent Documents
3602846 August 1971 Hauser
3846734 November 1974 Pauza et al.
4391408 July 5, 1983 Hanlon et al.
4441119 April 3, 1984 Link
D288922 March 24, 1987 Olla
4951122 August 21, 1990 Tsubosaki et al.
4979016 December 18, 1990 Lee
D317592 June 18, 1991 Yoshizawa
5337216 August 9, 1994 McIver
5387814 February 7, 1995 Baudouin et al.
D357901 May 2, 1995 Horman
5539250 July 23, 1996 Kitano et al.
5646443 July 8, 1997 Takahashi
D401567 November 24, 1998 Farnworth et al.
D401912 December 1, 1998 Majumdar et al.
5959842 September 28, 1999 Leonard et al.
6018191 January 25, 2000 Murakami et al.
6303982 October 16, 2001 Murakami et al.
Patent History
Patent number: D466485
Type: Grant
Filed: May 23, 2001
Date of Patent: Dec 3, 2002
Assignee: Shindengen Electric Manufactuturing Co., Ltd. (Tokyo)
Inventors: Kenichi Maehara (Kawagoe), Koji Igarashi (Hanno)
Primary Examiner: Ted Shooman
Assistant Examiner: Selina Sikder
Attorney, Agent or Law Firm: Antonelli, Terry, Stout & Kraus, LLP
Application Number: 29/142,263
Classifications
Current U.S. Class: Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)
International Classification: 1303;