Wafer carrying-in/out machine
Latest Tokyo Electron Limited Patents:
- PLASMA PROCESSING SYSTEM AND EDGE RING REPLACEMENT METHOD
- RESONANT ANTENNA FOR PHYSICAL VAPOR DEPOSITION APPLICATIONS
- Substrate processing apparatus, substrate processing method, and storage medium
- Plasma processing apparatus and plasma processing method
- Forming method of component and plasma processing apparatus
Description
The phantom line showing in the figures is hereby disclaimed and forms no part of the claimed invention.
Claims
The ornamental design for a wafer carrying-in/out machine, as shown and described.
Referenced Cited
U.S. Patent Documents
Foreign Patent Documents
Other references
5645233 | July 8, 1997 | Chen |
D388103 | December 23, 1997 | Gotou et al. |
D405809 | February 16, 1999 | Mariotta et al. |
D406155 | February 23, 1999 | Mariotta et al. |
000605431-0001 | November 2006 | EM |
- U.S. Appl. No. 29/266,907, filed Oct. 2, 2006, Hosaka, et al.
- U.S. Appl. No. 29/297,744, filed Nov. 16, 2007, Hosaka, et al.
Patent History
Patent number: D592230
Type: Grant
Filed: Nov 16, 2007
Date of Patent: May 12, 2009
Assignee: Tokyo Electron Limited (Tokyo)
Inventors: Hiroki Hosaka (Nirasaki), Shuji Akiyama (Nirasaki), Tadashi Obikane (Nirasaki)
Primary Examiner: Sandra Snapp
Assistant Examiner: Patricia Palasik
Attorney: Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
Application Number: 29/297,744
Type: Grant
Filed: Nov 16, 2007
Date of Patent: May 12, 2009
Assignee: Tokyo Electron Limited (Tokyo)
Inventors: Hiroki Hosaka (Nirasaki), Shuji Akiyama (Nirasaki), Tadashi Obikane (Nirasaki)
Primary Examiner: Sandra Snapp
Assistant Examiner: Patricia Palasik
Attorney: Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
Application Number: 29/297,744
Classifications
Current U.S. Class:
Miscellaneous (D15/199);
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)