Flexible printed circuit board
Latest Nippon Mektron, Ltd. Patents:
Description
The portions in broken lines are for illustrative purposes only and form no part of the claimed design.
Claims
The ornamental design for a flexible printed circuit board, as shown and described.
Referenced Cited
U.S. Patent Documents
D31600 | October 1899 | Terry |
1817034 | August 1931 | Hotchkin |
1928432 | September 1933 | Murton |
1932986 | October 1933 | Powell |
2369006 | February 1945 | Banks |
2959256 | November 1960 | Deam |
3402521 | September 1968 | Tischuk |
D298858 | December 6, 1988 | Andersson et al. |
4833568 | May 23, 1989 | Berhold |
4990948 | February 5, 1991 | Sasaki et al. |
5519578 | May 21, 1996 | Fujii |
5586004 | December 17, 1996 | Green et al. |
5962809 | October 5, 1999 | Duvall et al. |
6644008 | November 11, 2003 | Rosenwasser et al. |
D485777 | January 27, 2004 | Baghdassarian et al. |
6778389 | August 17, 2004 | Glovatsky et al. |
6818161 | November 16, 2004 | Tokoro et al. |
6983770 | January 10, 2006 | Kondou et al. |
7180736 | February 20, 2007 | Glovatsky et al. |
7270462 | September 18, 2007 | Yu et al. |
7304240 | December 4, 2007 | Gretz |
7660126 | February 9, 2010 | Cho et al. |
D611563 | March 9, 2010 | Sjoberg |
7682053 | March 23, 2010 | Shen |
7862198 | January 4, 2011 | Shyu et al. |
7918580 | April 5, 2011 | Liu |
7976196 | July 12, 2011 | Ivey et al. |
20040080569 | April 29, 2004 | Silverbrook et al. |
20090059585 | March 5, 2009 | Chen et al. |
20090175404 | July 9, 2009 | Singh et al. |
20100043220 | February 25, 2010 | O'Farrell et al. |
20110024160 | February 3, 2011 | Quan et al. |
20110176297 | July 21, 2011 | Hsia et al. |
Patent History
Patent number: D661265
Type: Grant
Filed: Nov 17, 2010
Date of Patent: Jun 5, 2012
Assignee: Nippon Mektron, Ltd. (Tokyo)
Inventors: Atsushi Kajiya (Tokyo), Hidekazu Yoshihara (Tokyo)
Primary Examiner: Selina Sikder
Application Number: 29/371,188
Type: Grant
Filed: Nov 17, 2010
Date of Patent: Jun 5, 2012
Assignee: Nippon Mektron, Ltd. (Tokyo)
Inventors: Atsushi Kajiya (Tokyo), Hidekazu Yoshihara (Tokyo)
Primary Examiner: Selina Sikder
Application Number: 29/371,188
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)