Asymmetric topology to boost low load efficiency in multi-phase switch-mode power conversion

Techniques for performing DC to DC power conversion in switch-mode converter circuits include combinations of dynamic switch shedding, phase shedding, symmetric phase circuit topologies, and asymmetric phase circuit topologies. In at least one embodiment of the invention, a method of operating a power converter circuit includes operating a first phase switch circuit portion using a first number of switch devices when the power converter circuit is configured in a first mode of operation. The first number is greater than zero. The method includes operating the first phase switch circuit portion using the first number of switch devices when the power converter circuit is configured in a second mode of operation. The method includes operating a second phase switch circuit portion using a second number of switch devices when the power converter circuit is configured in the second mode of operation. The second number is greater than the first number.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
BACKGROUND

1. Field of the Invention

This application relates to power converter circuits and more particularly to DC to DC power converter circuits.

2. Description of the Related Art

DC to DC power converter circuits, which are particularly useful in low-power electronic devices, convert a source of direct current from a first voltage level to a second voltage level (FIG. 1). A typical switch-mode (i.e., switched, switched-mode, switch-mode, switching-mode, etc.) DC to DC power converter converts the first voltage level to the second voltage level by temporarily storing energy in a magnetic component (e.g., an inductor or transformer) or a capacitor circuit (e.g., switched capacitor circuit) and then releasing the energy, at a different voltage, from the magnetic component to a load. In general, actual switch-mode DC to DC power supply designs have less than 100% conversion efficiency and provide an output voltage that has an error voltage characterized by a ripple voltage variation having a periodic amplitude variation from a target constant voltage level.

SUMMARY

Techniques for performing DC to DC power conversion in a switch-mode converter circuit include combinations of dynamic switch shedding, phase shedding, symmetric phase circuit topologies, and asymmetric phase circuit topologies. In at least one embodiment of the invention, a method of operating a power converter circuit includes operating a first phase switch circuit portion using a first number of switch devices when the power converter circuit is configured in a first mode of operation. The first number is greater than zero. The method includes operating the first phase switch circuit portion using the first number of switch devices when the power converter circuit is configured in a second mode of operation. The method includes operating a second phase switch circuit portion using a second number of switch devices when the power converter circuit is configured in the second mode of operation. The second number is greater than the first number.

In at least one embodiment of the invention, a method of operating a power converter circuit includes selectively disabling at least one switch device of a plurality of switch devices in a corresponding phase circuit of a plurality of phase circuits, at least partially based on a signal indicative of a load coupled to the power converter circuit. At least one switch device of the corresponding phase circuit is selectively disabled while at least one other switch device of the corresponding phase circuit is selectively enabled.

In at least one embodiment of the invention, an apparatus includes a power converter circuit portion. The power converter circuit portion includes a first phase switch circuit portion configured to operate using a first number of switch devices when the power converter circuit is configured in a first mode of operation. The first number is greater than zero. The first phase switch circuit portion is configured to operate using the first number of switch devices when the power converter circuit is configured in a second mode of operation. The power converter circuit portion includes at least a second phase switch circuit portion configured to operate using a second number of switch devices when the power converter circuit is configured in the second mode of operation. The second number is greater than the first number.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

FIG. 1 is a block diagram of a power converter circuit.

FIG. 2 illustrates a system including an exemplary power converter circuit.

FIG. 3 illustrates efficiency as a function of current for a power converter circuit consistent with FIG. 2.

FIG. 4 illustrates a system including an exemplary power converter circuit consistent with at least one embodiment of the invention.

FIG. 5 illustrates exemplary configurations of the exemplary power converter circuit of FIG. 4, consistent with at least one embodiment of the invention.

FIG. 6 illustrates a system including an exemplary power converter circuit consistent with at least one embodiment of the invention.

FIG. 7 illustrates exemplary configurations of the exemplary power converter circuit of FIG. 6, consistent with at least one embodiment of the invention.

FIG. 8 illustrates exemplary information and control flows associated with the exemplary power converter circuit of FIG. 6, consistent with at least one embodiment of the invention.

The use of the same reference symbols in different drawings indicates similar or identical items.

DESCRIPTION OF THE PREFERRED EMBODIMENT(S)

A typical switch-mode DC to DC power converter (hereinafter, “switch-mode converter”) controls the output voltage by adjusting a duty cycle of a pulse-width modulated (i.e., PWM) signal. The PWM signal periodically opens and closes one or more switches to build up charge in an inductor. The average output voltage is a function of the duty cycle of the PWM signal, the period of the PWM signal, and the input voltage. One technique for increasing the efficiency (e.g., power out/power in) of a switch-mode converter design includes multiple switch-mode converters (i.e., multiple phase circuits) coupled in parallel to deliver power to a load, which may be a microprocessor or other suitable load. Referring to FIG. 2, multiple phase circuits (e.g., phase circuits 202, 204, 206, and 208) are coupled in parallel to provide an output current (e.g., IOUT) that is the sum of the individual output currents (e.g., I1, I2, I3, and I4) of corresponding phase circuits. An individual phase circuit typically includes a switch circuit portion coupled to a passive circuit portion, e.g., a capacitor and/or an inductor. A controller (e.g., control circuit 201) selectively enables only one of those phase circuits at a time.

The resulting switch-mode converter has improved ripple characteristics (e.g., reduced output ripple voltage amplitude) as compared to a switch-mode converter without multiple phase circuits, but has low output current efficiency. A phase shedding technique improves the efficiency by disabling as many phase circuits as possible in response to a feedback signal indicative of low output current. At high output current, all of the phase circuits are used and conduction loss is a substantial factor in efficiency degradation. However, although at low output current the frequency of the ripple voltage decreases, use of fewer phase circuits increases the amplitude of the output ripple voltage and switch loss substantially degrades efficiency (FIG. 3).

Referring to FIGS. 4 and 5, in at least one embodiment of a switch-mode converter circuit, asymmetric phase circuits are used, i.e., individual phase circuits have different numbers of selectively enabled switch pairs. As referred to herein, a selectively enabled switch circuit or switch pair generates a periodic voltage signal that has a duty cycle between 0% and 100%. Using different phase circuit topologies, a switch-mode converter may be configured to have a first topology (e.g., the topology of mode M1, having one enabled switch pair) that has a particular efficiency at low output current and configured to have a second topology (e.g., one of the topologies of mode M2, having three, five, or seven enabled switch pairs) for a particular efficiency at high output currents. For example, switch-mode converter 400 includes phase circuit 402, which has a one-up, one-down topology (i.e., one high-side switch and one low-side switch) for operating at low output current. Phase circuits 404, 406, and 408 each have a two-up, two-down topology that operates more efficiently at high output currents than the one-up, one-down topology. Phase shedding techniques vary the number of enabled phase circuits (i.e., the number of phase circuits that contribute to the output voltage) in response to a feedback signal indicative of changes in the output current, load, or proxy therefor. For example, the number of enabled phase circuits may be reduced from four, to three, to two, to one, as the output current decreases, thereby reducing a number of enabled switch pairs from seven to five to one. Phase circuit 402, which remains enabled at low output current, includes only one switch pair, as compared to the other additional phase circuits, Which are enabled at higher output currents and which include two switch pairs. Note that in other embodiments, different numbers, types, and configurations of switches may be used.

Referring to FIGS. 6 and 7, in at least one embodiment of a switch-mode converter circuit, controller 609 implements a dynamic switch-shedding technique. individual switch pairs of an individual phase circuit may be selectively enabled or disabled in response to a feedback signal indicative of variations in the output current. For example, rather than disabling an entire phase circuit as current decreases, individual phase circuits remain enabled, but with fewer switch pairs contributing to the output of the switch-mode converter circuit. Phase circuits 601, 603, 605, and 607 each include two switch pairs (e.g., corresponding ones of switch pairs 602, 604, 606, 608, 610, 612, 614, and 616). As the output current decreases, prior to phase shedding, controller 609 effectively downsizes at least one of individual phase circuits 601, 603, 605, and 607 from a first topology with a first number of enabled switches to a second topology having a fewer number of enabled switches.

For example, when configured in a first mode in which all of the phase circuits are enabled and all of the switch pairs of each phase circuit are enabled (e.g., mode M4, having eight enabled switch pairs), as output current decreases, controller 609 selectively disables at least one individual switch pair to configure the switch-mode converter circuit in a mode having all phase circuits active, but less than all switches of at least one phase circuit enabled, and at least two phase circuits having different numbers of enabled switch pairs (e.g., mode M3, having four enabled phase circuits and seven enabled switch pairs). If output current continues to decrease, controller 609 disables additional switch pairs (e.g., mode M3 having four enabled phase circuits and six enabled switch pairs, then only five enabled switch pairs). Note that all states of mode M3 are asymmetric, i.e., all enabled phase circuits do not include the same numbers of enabled switch pairs, as compared to modes M1, M2, and M4, which are symmetric, i.e., all enabled phase circuits include the same numbers of enabled switch pairs.

If output current continues to decrease, controller 609 disables at least one additional switch pair to configure the switch-mode converter circuit in a mode having all phase circuits active and all phase circuits having the same number of active switch pairs, but less than the total number of switch pairs included in the individual phase circuits (e.g., mode M2, having four enabled phase circuits and four enabled switch pairs, one pair enabled in each phase circuit). If output current continues to decrease, controller 609 may shed phase circuits to enter a mode with less than all phase circuits enabled and less than all available switch pairs enabled in each enabled phase circuit (e.g., mode M1, having three enabled phase circuits with a total of three enabled switch pairs, then two enabled phase circuits with a total of two enabled switch pairs, and then one enabled phase circuit with one enabled switch pair). Note that controller 609 sheds switch pairs prior to shedding phase circuits. In other embodiments of a switch-mode converter circuit, different numbers of switches and/or switch pairs are included in the switch-mode converter circuit and different combinations of switches may be enabled in other combinations of modes.

Referring to FIG. 8, an exemplary control sequence implemented by a controller in a switch-mode converter circuit varies the number of enabled switches and enabled phase circuits of a switch-mode converter circuit consistent with FIGS. 6 and 7, based on a feedback signal indicative of an output current, load, or a proxy therefor. At high output current, the switch-mode converter circuit is configured in mode M4, as described above. If the output current falls below a predetermined current value (804), e.g., IA, then control circuit 609 sheds at least one switch pair and configures the switch-mode converter circuit in mode M3; otherwise, the switch-mode converter circuit remains in mode M4.

In mode M3 (806), controller 609 uses a switch shedding technique to adjust the number of enabled switches based on the feedback signal indicative of output current, load or a proxy therefor. Note that all phase circuits are enabled in mode M3, but all states have asymmetric topologies. While in mode M3, if the output current falls below a second predetermined current value as indicated by the feedback signal (808), e.g., IB, then control circuit 609 uses switch shedding to configure the switch-mode converter circuit in mode M2 (812), which has a symmetric topology. While in mode M3, if the output current is not below the second predetermined current value (808) and is greater than the first predetermined current level (810), then controller 609 configures the switch-mode converter circuit in mode M4 by enabling additional switches. Otherwise, the switch-mode converter circuit remains in mode M3.

While in mode M2 (812), all phase circuits are enabled. In mode M2, controller 609 uses phase shedding if the output current falls below a third predetermined current value, thereby transitioning to mode M1. While in mode M2, if the output current is not less than the third predetermined current value (814), and does not exceed the second predetermined current value (816), then the switch-mode converter circuit remains in mode M2. However, while in mode M2, if the output current is not less than the third predetermined current value (814), exceeds the second predetermined current value (816), and does not exceed the first predetermined current value (810), then controller 609 configures the switch-mode converter circuit in mode M3. While in mode M2, if the output current is not less than the third predetermined current value (814), exceeds the second predetermined current value (816), and exceeds the first predetermined current value (810), then controller 609 configures the switch-mode converter circuit in mode M4.

In mode M1, less than all phase circuits are enabled and control circuit 609 adjusts the number of enabled phase circuits based on the feedback signal indicative of the output current, load, or a proxy therefor. While in mode M1, if the output current exceeds the third predetermined current value (820) and does not exceed the second predetermined current value (816), additional phase circuits are enabled and controller 609 configures the switch-mode converter circuit in mode M2. While in mode M1, if the output current exceeds the third predetermined current value (820) and exceeds the second predetermined current value (816), but does not exceed the first predetermined current value (810), controller 609 enables additional phase circuits and additional switches to configure the switch-mode converter circuit in mode M3. While in mode M1, if the output current exceeds the third predetermined current value (820), exceeds the second predetermined current value (816), and exceeds the first predetermined current value (810), controller 609 enables additional phase circuits and additional switches, thereby configuring the switch-mode converter circuit for high output current in mode M4.

While circuits and physical structures are generally presumed, it is well recognized that in modern semiconductor design and fabrication, physical structures and circuits may be embodied in computer-readable descriptive form suitable for use in subsequent design, test or fabrication stages. Structures and functionality presented as discrete components in the exemplary configurations may be implemented as a combined structure or component. The invention is contemplated to include circuits, systems of circuits, related methods, and computer-readable medium encodings of such circuits, systems, and methods, all as described herein, and as defined in the appended claims. As used herein, a computer-readable medium includes at least disk, tape, or other magnetic, optical, semiconductor (e.g., flash memory cards, ROM), or electronic medium.

The description of the invention set forth herein is illustrative, and is not intended to limit the scope of the invention as set forth in the following claims. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention as set forth in the following claims.

Claims

1. A method of operating a power converter circuit comprising:

operating a first phase switch circuit portion using a first number of switch devices when the power converter circuit is configured in a first mode of operation, the first number being greater than zero;
operating the a first phase switch circuit portion using the a first number of switch devices when the power converter circuit is configured in a second first mode of operation, the first number being greater than zero; and
operating a second phase switch circuit portion using a second number of switch devices when the power converter circuit is configured in the second first mode of operation, the second number being greater than the first number; and
operating the second phase switch circuit portion with the first number of switch devices when the power converter circuit is configured in a second mode of operation.

2. The method, as recited in claim 1, further comprising:

operating the second phase switch circuit portion with the first number of switch devices when the power converter circuit is configured in the first mode of operation.

3. The method, as recited in claim 1, further comprising:

selecting the first second mode of operation as a next mode of operation when the power converter circuit is in the second first mode of operation and in response to a reduction in output power.

4. The method, as recited in claim 1, further comprising:

operating the firs: phase switch circuit with a third number of devices when the power converter circuit is configured in a third mode of operation, the third number being greater than the first number; and
operating the second phase switch circuit portion with the third number of switch devices in the third mode of operation.

5. The method, as recited in claim 4, further comprising:

selecting the first second mode of operation as a next mode of operation in response to a reduction in output power and when the power converter circuit is configured in the second mode of operation or the third mode of operation.

6. The method, as recited in claim 1, wherein when the power converter circuit is configured in the first second mode of operation, the second phase switch circuit is configured to be inoperable.

7. The method, as recited in claim 1, wherein the first mode is a low power mode and the second mode is a higher power mode.

8. The method, as recited in claim 1, wherein efficiency of the first phase switch circuit is greater than efficiency of the second phase switch circuit for a low output current mode and the efficiency of the second phase switch circuit is greater than the efficiency of the first phase switch circuit for a high output current mode.

9. The method, as recited in claim 1, further comprising:

selecting a mode of operation at least partially based on a feedback signal, the mode of operation being selected from a plurality of modes of operation including at least the first and second modes mode of operation.

10. The method, as recited in claim 1, further comprising: A method of operating a power converter circuit comprising:

operating a first phase switch circuit portion using a first number of switch devices when the power converter circuit is configured in a first mode of operation, the first number being greater than zero;
operating a second phase switch circuit portion using a second number of switch devices when the power converter circuit is configured in the first mode of operation, the second number being greater than the first number; and
reducing a total number of active switch pairs in the power converter circuit prior to reducing the a number of active phase switch circuit portions in response to an increasing reduction in output power.

11. The method, as recited in claim 1, further comprising:

allocating current to individual phase switch circuit portions at least partially based on a selected mode of operation of the power converter circuit.

12. A method of operating a multi-phase switched power converter circuit comprising:

selectively disabling at least one switch device of a plurality of switch devices in a corresponding phase circuit of a plurality of phase circuits, at least partially based on a signal indicative of a load coupled to the power converter circuit,
wherein the at least one switch device of the corresponding phase circuit is selectively disabled while at least one other switch device of the corresponding phase circuit is selectively enabled; and
reducing a total number of active switch pairs in the power converter circuit prior to reducing a number of active phase switch circuit portions in response to an increasing reduction in output power.

13. The method, as recited in claim 12, wherein the selectively enabled switch devices form an asymmetric power converter circuit including at least one phase switch circuit portion having a different number of enabled switch devices than at least one other phase switch circuit portion of the plurality of phase switch circuit portions.

14. The method, as recited in claim 12, wherein the power converter circuit is configured to reduce a total number of active switch pairs in the power converter circuit prior to reducing the number of active phase switch circuit portions in response to an increasing reduction in output power.

15. The method, as recited in claim 12, further comprising:

distributing current provided by the power converter circuit to individual phase switch circuit portions according to a number of devices selectively disabled in individual phase switch circuit portions.

16. An apparatus comprising:

a power converter circuit portion comprising: a first phase switch circuit portion configured to operate using a first number of switch devices when the power converter circuit is configured in a first mode of operation, the first number being greater than zero and configured to operate using the first number of switch devices when the power converter circuit is configured in a second mode of operation; and at least a second phase switch circuit portion configured to operate using a second number of switch devices when the power converter circuit is configured in the second mode of operation, the second number being greater than the first number; wherein the second phase switch circuit portion is configured to operate using the first number of switch devices when the power converter circuit is configured in the first mode of operation.

17. The apparatus, as recited in claim 16, wherein the second phase switch circuit portion is configured to operate using the first number of switch devices when the power converter circuit is configured in the first mode of operation.

18. The apparatus, as recited in claim 16, An apparatus comprising:

a power converter circuit portion comprising: a first phase switch circuit portion configured to operate using a first number of switch devices when the power converter circuit is configured in a first mode of operation, the first number being greater than zero and configured to operate using the first number of switch devices when the power converter circuit is configured in a second mode of operation; and at least a second phase switch circuit portion configured to operate using a second number of switch devices when the power converter circuit is configured in the second mode of operation, the second number being greater than the first number;
wherein the first phase switch circuit is configured to operate with a third number of devices when the power converter circuit portion is configured in a third mode of operation, the third number being greater than the first number, and
wherein the second phase switch circuit portion is configured to operate with the third number of switch devices when the power converter circuit is configured in the third mode of operation.

19. The apparatus, as recited in claim 16, wherein the second phase switch circuit portion is configured to be inoperable when the power converter circuit is configured in the first mode of operation.

20. The apparatus, as recited in claim 16, wherein the first mode of operation is a low power mode and the second mode of operation is a higher power mode.

21. The apparatus, as recited in claim 16, wherein efficiency of the first phase switch circuit is greater than efficiency of the second phase switch circuit portion for a low output current and the efficiency of the second phase switch circuit portion is greater than the efficiency of the first phase switch circuit portion for a high output current.

22. The apparatus, as recited in claim 16, further comprising:

a controller circuit portion configured to select a mode of operation at least partially based on a feedback signal, the mode of operation being selected from a plurality of modes of operation including at least the first and second modes of operation; and
a node coupled to a first phase circuit comprising the first phase switch circuit and coupled to a second phase circuit comprising the second phase switch circuit portion, the node being configured to deliver power to a load.

23. The apparatus, as recited in claim 22, wherein the controller circuit is configured to select a the mode of operation with a reduced total number of active switch pairs in the power converter circuit prior to selecting a the mode of operation with a reduced number of active phase switch circuit portions in response to an increasing reduction in output power.

24. The method, as recited in claim 1, further comprising:

operating the first phase switch circuit portion using the first number of switch devices when the power converter circuit is configured in the second mode of operation, the first number being greater than zero.
Referenced Cited
U.S. Patent Documents
2605310 July 1952 White
2820941 January 1958 Berkery
3013165 December 1961 Bataille
3122677 February 1964 Flieder
3179818 April 1965 Urban
3192441 June 1965 Wright
3192468 June 1965 Buchanan et al.
3204172 August 1965 Darling et al.
3215925 November 1965 Rieke
3218542 November 1965 Taylor
3226630 December 1965 Lampke
3263099 July 1966 Bedford
3286157 November 1966 Leostic
3317820 May 1967 Nylander
3325725 June 1967 Nylander
3327202 June 1967 Mills
3360712 December 1967 Morgan
3376492 April 1968 Morgan et al.
3381202 April 1968 Loucks et al.
3452266 June 1969 Borden et al.
3523239 August 1970 Heard
3559028 January 1971 Studtmann et al.
3559029 January 1971 Yarema
3702961 November 1972 Erickson
4095165 June 13, 1978 Boros
4109194 August 22, 1978 Miller
4128771 December 5, 1978 Domenico
4184197 January 15, 1980 Cuk et al.
4186437 January 29, 1980 Cuk
4257087 March 17, 1981 Cuk
4274133 June 16, 1981 Cuk et al.
4309650 January 5, 1982 Boros et al.
4315316 February 9, 1982 Boros et al.
4325112 April 13, 1982 Otsuka
4326160 April 20, 1982 Braun
4353113 October 5, 1982 Billings
4356542 October 26, 1982 Bruckner et al.
4395675 July 26, 1983 Toumani
4488214 December 11, 1984 Chambers
4523269 June 11, 1985 Baker et al.
4622511 November 11, 1986 Moore
4628426 December 9, 1986 Steigerwald
4654769 March 31, 1987 Middlebrook
4720667 January 19, 1988 Lee et al.
4720668 January 19, 1988 Lee et al.
4725940 February 16, 1988 Henze
4736286 April 5, 1988 Gulczynski
4761725 August 2, 1988 Henze
4801859 January 31, 1989 Dishner
4803610 February 7, 1989 Gulczynski
4811185 March 7, 1989 Cook et al.
4841220 June 20, 1989 Tabisz et al.
4857822 August 15, 1989 Tabisz et al.
5013992 May 7, 1991 Eavenson et al.
5070294 December 3, 1991 Nochi
5115185 May 19, 1992 Fraidlin et al.
5119013 June 2, 1992 Sabroff
5216351 June 1, 1993 Shimoda
5225767 July 6, 1993 Gulczynski
5272614 December 21, 1993 Brunk et al.
5396165 March 7, 1995 Hwang et al.
5436823 July 25, 1995 Araki
5442534 August 15, 1995 Cuk et al.
5442539 August 15, 1995 Cuk et al.
5450309 September 12, 1995 Rohner
5475296 December 12, 1995 Vinsant et al.
5479089 December 26, 1995 Lee
5513094 April 30, 1996 Stanley
5528480 June 18, 1996 Kikinis et al.
5568368 October 22, 1996 Steigerwald et al.
5570276 October 29, 1996 Cuk et al.
5574357 November 12, 1996 Otake et al.
5617015 April 1, 1997 Goder et al.
5619406 April 8, 1997 Divan et al.
5642267 June 24, 1997 Brkovic et al.
5677618 October 14, 1997 Fiez et al.
5677619 October 14, 1997 Doluca
5731731 March 24, 1998 Wilcox et al.
5751139 May 12, 1998 Jordan et al.
5757634 May 26, 1998 Ferens
5773969 June 30, 1998 Nakayama et al.
5815380 September 29, 1998 Cuk et al.
5844786 December 1, 1998 Yoshida et al.
5847949 December 8, 1998 Jiang
5862042 January 19, 1999 Jiang
5870296 February 9, 1999 Schaffer
5889392 March 30, 1999 Moore et al.
5912552 June 15, 1999 Tateishi
5944885 August 31, 1999 Yoshinaka et al.
5949658 September 7, 1999 Thottuvelil et al.
5959855 September 28, 1999 Ishii et al.
6005377 December 21, 1999 Chen et al.
6023190 February 8, 2000 Wada
6057607 May 2, 2000 Rader, III et al.
6075295 June 13, 2000 Li
6178101 January 23, 2001 Shires
6204651 March 20, 2001 Marcus et al.
6211657 April 3, 2001 Goluszek
6215290 April 10, 2001 Yang et al.
6222352 April 24, 2001 Lenk
6222750 April 24, 2001 Swart et al.
6239509 May 29, 2001 Rader, III et al.
6278263 August 21, 2001 Walters et al.
6281666 August 28, 2001 Tressler et al.
6285251 September 4, 2001 Dent et al.
6285571 September 4, 2001 Brooks et al.
6304065 October 16, 2001 Wittenbreder
6348779 February 19, 2002 Sluijs
6355990 March 12, 2002 Mitchell
6362607 March 26, 2002 Wickersham et al.
6362608 March 26, 2002 Ashburn et al.
6433527 August 13, 2002 Izadinia et al.
6534960 March 18, 2003 Wells et al.
6674274 January 6, 2004 Hobrecht et al.
6678178 January 13, 2004 Lipcsei
6850045 February 1, 2005 Muratov et al.
6873140 March 29, 2005 Saggini et al.
6912144 June 28, 2005 Clavette
6965219 November 15, 2005 Brooks et al.
7265522 September 4, 2007 Sutardja et al.
7342383 March 11, 2008 Song et al.
7414383 August 19, 2008 Burton et al.
7456618 November 25, 2008 Jain
7602156 October 13, 2009 Weng et al.
7624291 November 24, 2009 Nguyen
7729144 June 1, 2010 Urakabe et al.
7888918 February 15, 2011 Wu et al.
7948222 May 24, 2011 Hardman et al.
7999519 August 16, 2011 McDonald et al.
7999520 August 16, 2011 Luo et al.
8294438 October 23, 2012 Wickersham et al.
8374008 February 12, 2013 Rinne et al.
Other references
  • George Schuellein, “Multiphase Buck Converter Design Responds Well to Transients”, EE Times, <http://www.eetimes.com/document.asp?doc—id=1224753>, Sep. 13, 2000, 15 pages.
  • “Multiphase Buck Converters”, PowerGuru, <http://www.powerguru.org/multiphase-buck-converters/>, Nov. 1, 2007, 8 pages.
  • Application Note 556, “Introduction to Power Supplies,” National Semiconductor Corporation, Sep. 2002, 7 pages.
Patent History
Patent number: RE46256
Type: Grant
Filed: May 24, 2013
Date of Patent: Dec 27, 2016
Assignees: Advanced Micro Devices, Inc. (Sunnyvale, CA), ATI Technologies ULC (Markham, Ontario)
Inventors: Peter Thomas Hardman (Kyle, TX), Erwin Pang (Markham), Sanjiv K. Lakhanpal (Austin, TX)
Primary Examiner: My Trang Ton
Application Number: 13/902,145
Classifications
Current U.S. Class: For Bridge-type Inverter (363/98)
International Classification: G05F 1/10 (20060101); G05F 1/00 (20060101);