Junction Gate Region Free Of Direct Electrical Connection (e.g., Floating Junction Gate Memory Cell Structure) Patents (Class 257/261)
-
Patent number: 6784041Abstract: A NAND type semiconductor device is disclosed, in which a first insulating film embedded between the memory cell gates and between the memory cell gates and the selecting gate does not contain nitrogen as a major component, a second insulating film is formed on the first insulating film, and an interlayer insulating film is formed on the second insulating film whose major component is different from a manor component of the second insulating film.Type: GrantFiled: December 5, 2003Date of Patent: August 31, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Yuji Takeuchi, Masayuki Ichige, Akira Goda
-
Patent number: 6773974Abstract: A self aligned method of forming a semiconductor memory array of floating gate memory cells in a semiconductor substrate, along with strap regions interlaced within the array. The array includes word lines and source lines that connect together control gates and source regions from memory cells contained in row within the array. The strap regions include word line strap cells through which the word lines traverse, wherein the word lines completely traverse across the strap regions, and source line strap cells in which the source lines terminate without completely traversing across the strap region. A first plurality of conductive metal contacts are each connected to one of the word lines in one of the word line strap cells. A second plurality of conductive metal contacts are each connected to one of the source lines in one of the source line strap cells.Type: GrantFiled: April 4, 2003Date of Patent: August 10, 2004Assignee: Silicon Storage Technology, Inc.Inventors: Chih Hsin Wang, Amitay Levi
-
Publication number: 20040140510Abstract: A semiconductor memory device having a gate insulation film, comprising a semiconductor substrate; a memory cell array formed on the semiconductor substrate, the memory cell array including a plurality of memory cell transistors, each of which has the gate insulation film; a first interlayer insulation film covered the memory cell array and including deuterium; a silicon nitride layer formed above the first interlayer insulation film; and a second interlayer insulation film formed above the silicon nitride layer, and including deuterium, a density of deuterium in the first interlayer insulation film being higher than that of deuterium in the second interlayer insulation film.Type: ApplicationFiled: August 13, 2003Publication date: July 22, 2004Applicant: Kabushiki Kaisha ToshibaInventor: Hiroaki Hazama
-
Patent number: 6759709Abstract: A nonvolatile semiconductor memory device including a semiconductor substrate 1, a plurality of memory cells 1a on the semiconductor substrate including transistors having floating gate electrodes and control gate electrodes. Source lines 30 are formed in a self-alignment manner with respect to a control gate electrodes. The surface of the semiconductor substrate 1 has such a periodical unevenness along the source lines 30 which has a diffusion layer 30a that an impurity is distributed along the surface of the semiconductor substrate 1 and a buried diffusion layer 30b that an impurity is distributed at a position deeper than said diffusion layer 30a. The buried diffusion layer 30b connects a plurality of portions of the diffusion layers 30a under the bottom surface 5b of the recess portion 5 to each other.Type: GrantFiled: July 17, 2003Date of Patent: July 6, 2004Assignee: Renesas Technology Corp.Inventor: Shu Shimizu
-
Patent number: 6753570Abstract: A non-volatile memory device includes insulators between floating gates. The insulators each include both a lower trench-fill insulator portion in a trench in the substrate, and an upper protruding portion that protrudes from the substrate. Floating gates extend between the protruding portions of adjacent insulators, and are in contact with the protruding portions of the adjacent insulators. An interpoly dielectric overlies the floating gates, and a control gate overlies the interpoly dielectric. The insulators and the floating gates may make a substantially planar surface for the interpoly dielectric, which may themselves be planar.Type: GrantFiled: August 20, 2002Date of Patent: June 22, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Nicholas H. Tripsas, Kuo-Tung Chang, Mark T. Ramsbey
-
Patent number: 6747308Abstract: An EEPROM (100) comprises a source region (122), a drain region (120); and a polysilicon layer (110). The polysilicon layer (110) comprises a floating gate comprising at least one polysilicon finger (112A-112E) operatively coupling the source region (122) and drain region (120) and a control gate comprising at least one of the polysilicon fingers (112A-112E) capacitively coupled to the floating gate. The EEPROM (100) has a substantially reduce area compared to prior art EEPROM since an n-well region is eliminated.Type: GrantFiled: December 30, 2002Date of Patent: June 8, 2004Assignee: Texas Instruments IncorporatedInventors: Jozef C. Mitros, Lily Springer, Roland Bucksch
-
Patent number: 6740928Abstract: The semiconductor device of the present invention includes: particles or interface states for passing charge formed on a p-type silicon substrate via a barrier layer; and particles for holding charge formed above the charge-passing particles via another barrier layer. The charge-holding particles are different from the charge-passing particles in parameters such as the particle diameter, the capacitance, the electron affinity, and the sum of electron affinity and forbidden bandwidth, to attain swift charge injection and release as well as stable charge holding in the charge-holding particles.Type: GrantFiled: January 24, 2003Date of Patent: May 25, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shigeo Yoshii, Kiyoshi Morimoto, Kiyoyuki Morita, Haruyuki Sorada
-
Patent number: 6720612Abstract: A NAND type semiconductor device is disclosed, in which a first insulating film embedded between the memory cell gates and between the memory cell gates and the selecting gate does not contain nitrogen as a major component, a second insulating film is formed on the first insulating film, and an interlayer insulating film is formed on the second insulating film whose major component is different from a major component of the second insulating film.Type: GrantFiled: March 15, 2002Date of Patent: April 13, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Yuji Takeuchi, Masayuki Ichige, Akira Goda
-
Patent number: 6586785Abstract: A stratum or discontinuous monolayer of dielectric-coated semiconductor particles includes a high density of semiconductor nanoparticles with a tightly controlled range of particle sizes in the nanometer range. In an exemplary embodiment, the nanoparticles of the stratum are substantially the same size and include cores which are crystalline, preferably single crystalline, and include a density which is approximately the same as the bulk density of the semiconductor material of which the particle cores are formed. In an exemplary embodiment, the cores and particles are preferably spherical in shape. The stratum is characterized by a uniform particle density on the order of 1012 to 1013 particles/cm2. A plurality of adjacent particles contact each other, but the dielectric shells provide electrical isolation and prevent lateral conduction between the particles of the stratum. The stratum includes a density of foreign atom contamination of less than 1011 atoms/cm2.Type: GrantFiled: June 29, 2001Date of Patent: July 1, 2003Assignee: California Institute of TechnologyInventors: Richard C. Flagan, Elizabeth Boer, Michele L. Ostraat, Harry A. Atwater, Lloyd D. Bell, II
-
Patent number: 6580135Abstract: A silicon nitride read only memory and associated method of data programming and erasing. The read only memory includes a first type ion-doped semiconductor substrate, an oxide-nitride-oxide (ONO) composite layer over the semiconductor substrate, a first type ion-doped gate conductive layer over the ONO layer and a second type ion doped source/drain region in the substrate on each side of the ONO layer, wherein the second type ions have an electrical polarity opposite to the first type ions. Data is programmed into the silicon nitride read only memory by channel hot electron injection and data is erased from the silicon nitride read only memory by negative gate channel erase method. Since the gate conductive layer and the channel layer are identically doped, the energy gap between the two layers reduced. Hence, operating voltage of the gate terminal is lowered and damage to the tunnel oxide layer by hot holes is reduced.Type: GrantFiled: March 22, 2002Date of Patent: June 17, 2003Assignee: Macronix International Co., Ltd.Inventors: Chia-Hsing Chen, Ming-Hung Chou, Jiunn-Ren Hwang, Cheng-Jye Liu
-
Patent number: 6566706Abstract: A self aligned method of forming a semiconductor memory array of floating gate memory cells in a semiconductor substrate, along with strap regions interlaced within the array. The array includes word lines and source lines that connect together control gates and source regions from memory cells contained in row within the array. The strap regions include word line strap cells through which the word lines traverse, wherein the word lines completely traverse across the strap regions, and source line strap cells in which the source lines terminate without completely traversing across the strap region. A first plurality of conductive metal contacts are each connected to one of the word lines in one of the word line strap cells. A second plurality of conductive metal contacts are each connected to one of the source lines in one of the source line strap cells.Type: GrantFiled: October 31, 2001Date of Patent: May 20, 2003Assignee: Silicon Storage Technology, Inc.Inventors: Chih Hsin Wang, Amitay Levi
-
Patent number: 6563733Abstract: A semiconductor memory includes a plurality of memory cells arranged along rows and columns, each cell having a floating gate, a drain region, a source region, a program gate terminal, and a select gate terminal. The program gate terminals of the cells along each row of cells are connected together forming a continuous program gate line. The select gate terminals of the cells along each row of cells are connected together forming a continuous select gate line. The source regions of the cells along each row of cells are connected together forming a continuous source line. The cells along each column are divided into a predesignated number of groups, and the drain regions of the cells in each group are connected to a local bitline extending across the cells in the group of cells. A global bitline extends along every two columns of cells, and is configured to selectively provide electrical connection to the local bitlines along the corresponding two columns of cells.Type: GrantFiled: May 24, 2001Date of Patent: May 13, 2003Assignee: Winbond Electronics CorporationInventors: Chun-Mai Liu, Albert Kordesch, Ming-Bing Chang
-
Patent number: 6555866Abstract: A non-volatile memory and the fabrication thereof are described. The non-volatile memory comprises a substrate having a trench therein, a buried bit-line in the substrate crossing the trench, a word-line covering at least the trench and crossing over the buried bit-line, and a charge trapping layer between the substrate and the word-line.Type: GrantFiled: March 27, 2002Date of Patent: April 29, 2003Assignee: Macronix International Co., Ltd.Inventor: Tung-Cheng Kuo
-
Patent number: 6537862Abstract: In a method of fabricating a semiconductor device having a gate all around(GAA) structure transistor, an SOI substrate having a SOI layer, a buried oxide layer, and a bottom substrate is prepared. The SOI layer is patterned to form an active layer pattern. An etch stopping layer having an etch selectivity with respect to the buried oxide layer and the active layer pattern is stacked on the active layer pattern. The etch stopping layer pattern is patterned and removed at the gate region crossing the active layer pattern at the channel region, to form an etch stopping layer pattern and to expose the buried oxide layer. The buried oxide layer is isotropically etched using the etch stopping layer pattern as an etch mask to form a cavity at the channel region bottom of the active layer pattern. A conductive material fills the cavity and a space between the etch stopping layer pattern at the gate region. In this manner, the number of photolithography processes required for forming the device is reduced.Type: GrantFiled: December 18, 2001Date of Patent: March 25, 2003Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-Heon Song
-
Patent number: 6521940Abstract: The invention relates to device processing, packaging and interconnects that will yield integrated electronic circuitry of higher density and complexity than can be obtained by using conventional multi-chip modules. Processes include the formation of complex multi-function circuitry on common module substrates using circuit tiles of silicon thin-films which are transferred, interconnected and packaged. Circuit modules using integrated transfer/interconnect processes compatible with extremely high density and complexity provide large-area active-matrix displays with on-board drivers and logic in a complete glass-based modules. Other applications are contemplated, such as, displays, microprocessor and memory devices, and communication circuits with optical input and output.Type: GrantFiled: August 30, 2000Date of Patent: February 18, 2003Assignee: Kopin CorporationInventors: Duy-Phach Vu, Brenda Dingle, Ngwe Cheong
-
Publication number: 20020145155Abstract: Examples including non-volatile semiconductor memory devices in which digitized image data and voice data can be more efficiently written and read, and methods for manufacturing the same, are described. In one example, a non-volatile semiconductor memory device 300 may include a first memory element 100 and a second memory element 200 formed in a wafer 11 and mutually isolated by an element isolation region 38, a first impurity diffusion layer 16 and a second impurity diffusion layer 14. The first and second memory elements 100 and 200 include gate dielectric layers 20 and 120, floating gates 22 and 122, selective oxide dielectric layers 24 and 124 and third impurity diffusion layers 15 and 25, respectively, and also include a common intermediate dielectric layer 26 and a common control gate 28, and connected to the first and second impurity diffusion layers 16 and 14 that are commonly shared.Type: ApplicationFiled: March 7, 2002Publication date: October 10, 2002Inventor: Kenji Yamada
-
Publication number: 20020121653Abstract: A method of erasing memory cells in a flash memory device that recombines holes trapped in the tunnel oxide (after an erase operation) with electrons passing through the tunnel oxide is disclosed. The method uses an erase operation that over-erases all memory cells undergoing the erase operation. A cell healing operation is performed on the over-erased cells. The healing operation causes electrons to pass through the tunnel oxide and recombine with trapped holes. The recombination substantially reduces the trapped holes within the tunnel oxide without reducing the speed of the erase operation. Moreover, by reducing trapped holes, charge retention, overall performance and endurance of the flash memory cells are substantially increased.Type: ApplicationFiled: October 22, 2001Publication date: September 5, 2002Inventors: Andrei Mihnea, Jeffrey Kessenich, Chun Chen
-
Publication number: 20020100904Abstract: A dual work function semiconductor structure with borderless contact and method of fabricating the same are presented. The structure may include a field effect transistor (FET) having a substantially cap-free gate and a conductive contact to a diffusion adjacent to the cap-free gate, wherein the conductive contact is borderless to the gate. Because the structure is a dual work function structure, the conductive contact is allowed to extend over the cap-free gate without being electrically connected thereto.Type: ApplicationFiled: January 30, 2001Publication date: August 1, 2002Applicant: International Business Machines CorporationInventors: Qiuyi Ye, William R. Tonti, Yujun Li
-
Patent number: 6365919Abstract: A lateral silicon carbide junction field effect transistor has p-conductive and n-conductive silicon carbide layers. The layers are provided in pairs in lateral direction in a silicon carbide body. Trenches for a source, a drain and a gate extend from a principal surface of the silicon carbide body and penetrate the layers. The source and drain trenches are filled with silicon carbide of one conductivity type, whereas the trench for the gate is filled with silicon carbide of a conductivity type that is different from the source and the drain.Type: GrantFiled: July 11, 2000Date of Patent: April 2, 2002Assignee: Infineon Technologies AGInventors: Jenoe Tihanyi, Heinz Mitlehner, Wolfgang Bartsch
-
Patent number: 6329692Abstract: A circuit (20) includes a resistor (26) and a current source (32) for raising the voltage of the source of the N-channel transistor in order to keep the base-emitter voltage of the parasitic bipolar device from forward biasing to prevent conduction in the parasitic bipolar device. In one embodiment, a relatively small resistor (26) is coupled between the source of an N-channel transistor (24) and ground. The current source (32) is used to direct some of the ESD current from a positive ESD event through the small source resistor (26) so that the source of the N-channel transistor (24) is elevated during the event, thus preventing snapback of the parasitic bipolar device.Type: GrantFiled: November 30, 1998Date of Patent: December 11, 2001Assignee: Motorola Inc.Inventor: Jeremy C. Smith
-
Patent number: 6180977Abstract: A method is provided for fabricating a self-aligned edge implanted split-gate flash memory comprising a semiconductor substrate of a first conductivity type having separated first and second regions of a second conductivity type formed therein, the first and second regions defining a substrate channel region therebetween; a floating gate separated from a doped region in the substrate by an oxide layer; a control gate partially overlying and separated by an insulator from said floating gate; said floating gate having thin portions and thick portions; and said thin portions of said floating gate overlying twice doped regions in said semiconductor substrate to reduce surface leakage current and improve program speed of the memory cell.Type: GrantFiled: September 3, 1999Date of Patent: January 30, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yai-Fen Lin, Hung-Cheng Sung, Chia-Ta Hsieh, Di-Son Kuo
-
Patent number: 6144050Abstract: A semiconductor device having a barrier film comprising an extremely thin film formed of one or more monolayers each comprised of a two-dimensional array of metal atoms. In one exemplary aspect, the barrier film is used for preventing the diffusion of atoms of another material, such as a copper conductor, into a substrate, such as a semiconducting material or an insulating material. In one mode of making the semiconductor device, the barrier film is formed by depositing a precursor, such as a metal halide (e.g., BaF.sub.2), onto the substrate material, and then annealing the resulting film on the substrate material to remove all of the constituents of the temporary heteroepitaxial film except for a monolayer of metal atoms left behind as attached to the surface of the substrate. A conductor, such as copper, deposited onto the barrier film is effectively prevented from diffusing into the substrate material even when the barrier film is only one or several monolayers in thickness.Type: GrantFiled: August 20, 1998Date of Patent: November 7, 2000Assignee: The United States of America as represented by the Secretary of the NavyInventors: Michael F. Stumborg, Francisco Santiago, Tak Kin Chu, Kevin A. Boulais
-
Patent number: 6023085Abstract: A method of forming a NAND-type flash memory device (200) includes forming a stacked gate flash memory structure (346) for one or more flash memory cells in a core region (305) and forming a transistor structure having a first gate oxide (336) and a gate conductor (338) for both a select gate transistor (344) in the core region (305) and a low voltage transistor (342) in a periphery region (328). In addition, a NAND-type flash memory device (200) includes a core region (305) comprising a stacked gate flash memory cell structure (346) and a select gate transistor (344) and a periphery region (328, 332) comprising a low voltage transistor (342) and a high voltage transistor (350), wherein a structure of the select gate transistor (344) and the low voltage transistor (342) are substantially the same.Type: GrantFiled: December 18, 1997Date of Patent: February 8, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Hao Fang
-
Patent number: 5942790Abstract: A new conceptional transistor and a method for manufacturing, which increases the integration of semiconductor devices using conventional MOS devices are provided. The present invention provides a transistor in which a structure of metal-insulator film-metal dot-metal (MIMIM), metal-insulator film-metal dot-semiconductor (MIMS), or semiconductor-metal dot-semiconductor (SMS) is formed, using junction of electrodes operating as a source and a drain having a metal dot of nm therebetween, and the current flow between source and drain is controlled by controlling tunneling and Schottky barrier formed between the source and the metal dot using the method of controlling electrical potential of metal dot through charging effect of gate electrode isolated by a thick insulator.Type: GrantFiled: August 20, 1998Date of Patent: August 24, 1999Assignee: Electronics and Telecommunications Research InstituteInventors: Kang Ho Park, Jeong Sook Ha
-
Patent number: 5663589Abstract: A semiconductor integrated device having a current regulating diode may be substantially reduced in size and improved in performance by forming the current regulating diode of a plurality of MOS transistors each having a gate, a drain region, and a source region formed in a semiconductor substrate, the source regions and the substrate regions being electrically coupled to each other, the drain regions of at least two of the MOS transistors being electrically coupled, and the source regions of each of the MOS transistors being electrically coupled, the coupled drain regions, the coupled source regions, and the coupled gates forming a drain terminal, a source terminal and a gate terminal, respectively. In order to set a desired regulated current, selected coupling lines in the current regulating diode may be cut.Type: GrantFiled: September 28, 1994Date of Patent: September 2, 1997Assignee: Seiko Instruments Inc.Inventors: Yutaka Saitoh, Jun Osanai, Yoshikazu Kojima, Kazutoshi Ishii
-
Patent number: 5396085Abstract: A silicon carbide switching device includes a three-terminal interconnected silicon MOSFET and silicon carbide MESFET (or JFET) in a composite substrate of silicon and silicon carbide. For three terminal operation, the gate electrode of the silicon carbide MESFET is electrically shorted to the source region of the silicon MOSFET, and the source region of the silicon carbide MESFET is electrically connected to the drain of the silicon MOSFET in the composite substrate. Accordingly, three-terminal control is provided by the source and gate electrode of the silicon MOSFET and the drain of the silicon carbide MESFET (or JFET). The switching device is designed to be normally-off and therefore blocks positive drain biases when the MOSFET gate electrode is shorted to the source electrode. At low drain biases, blocking is provided by the MOSFET, which has a nonconductive silicon active region. Higher drain biases are supported by the formation of a depletion region in the silicon carbide MESFET (or JFET).Type: GrantFiled: December 28, 1993Date of Patent: March 7, 1995Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5298778Abstract: An application-type solid state imaging device which includes a plurality of picture elements arranged in a two-dimensional matrix. A sensor region is surrounded by a substrate and a gate region is positioned laterally substantially about the sensor region. A source region is formed through one surface of the substrate and aligned vertically with the sensor region, while a drain is formed at an opposing surface of the substrate and is likewise aligned with the sensor region. The sensor region and the gate region together define a channel through which source-drain current flows. Light incident on the substrate passes therethrough to the sensor region where charge accumulates photoelectrically for producing an image signal by controlling the source-drain current in proportion to the magnitude of the photoelectrically accumulated charge. The device is reset after reading by removing charge accumulated in the sensor region through the gate region.Type: GrantFiled: April 28, 1993Date of Patent: March 29, 1994Assignee: Sony CorporationInventor: Kazuya Yonemoto