In Integrated Structure Patents (Class 257/476)
-
Patent number: 8129814Abstract: An integrated circuit includes a Schottky diode having a cathode defined by an n-type semiconductor region, an anode defined by a cobalt silicide region, and a p-type region laterally annularly encircling the cobalt silicide region. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation. An n+-type contact region is laterally separated by the p-type region from the first silicide region and a second cobalt silicide region is formed in the n-type contact region. The silicided regions are defined by openings in a silicon blocking dielectric layer. Dielectric material is left over the p-type region. The p-type region may be formed simultaneously with source/drain regions of a PMOS transistor.Type: GrantFiled: April 12, 2011Date of Patent: March 6, 2012Assignee: Texas Instruments IncorporatedInventors: Sameer Prakash Pendharkar, Eugen Pompiliu Mindricelu
-
Publication number: 20120018837Abstract: A Schottky barrier diode comprises a first-type substrate, a second-type well isolation region on the first-type substrate, and a first-type well region on the second-type well isolation region. With embodiments herein a feature referred to as a perimeter capacitance well junction ring is on the second-type well isolation region. A second-type well region is on the second-type well isolation region. The perimeter capacitance well junction ring is positioned between and separates the first-type well region and the second-type well region. A second-type contact region is on the second-type well region, and a first-type contact region contacts the inner portion of the first-type well region. The inner portion of the first-type well region is positioned within the center of the first-type contact region. Additionally, a first ohmic metallic layer is on the first-type contact region and a second ohmic metallic layer is on the first-type well region.Type: ApplicationFiled: July 21, 2010Publication date: January 26, 2012Applicant: International Business Machines CoporationInventors: Frederick G. Anderson, Jenifer E. Lary, Robert M. Rassel, Mark E. Stidham
-
Publication number: 20110260777Abstract: A field-effect semiconductor device such as a HEMT or MESFET is monolithically integrated with a Schottky diode for feedback, regeneration, or protection purposes. The field-effect semiconductor device includes a main semiconductor region having formed thereon a source, a drain, and a gate between the source and the drain. Also formed on the main semiconductor region, preferably between gate and drain, is a Schottky electrode electrically coupled to the source. The Schottky electrode provides a Schottky diode in combination with the main semiconductor region. A current flow is assured from Schottky electrode to drain without interruption by a depletion region expanding from the gate.Type: ApplicationFiled: July 8, 2011Publication date: October 27, 2011Applicant: SANKEN ELECTRIC CO., LTD.Inventors: Mio Suzuki, Akio Iwabuchi
-
Patent number: 8044486Abstract: This invention discloses a bottom-anode Schottky (BAS) diode that includes an anode electrode disposed on a bottom surface of a semiconductor substrate. The bottom-anode Schottky diode further includes a sinker dopant region disposed at a depth in the semiconductor substrate extending substantially to the anode electrode disposed on the bottom surface of the semiconductor and the sinker dopant region covered by a buried Schottky barrier metal functioning as a Schottky anode.Type: GrantFiled: December 11, 2009Date of Patent: October 25, 2011Assignee: Alpha & Omega Semiconductor, Inc.Inventor: François Hébert
-
Patent number: 8039919Abstract: In a memory device having a carbon nanotube and a method of manufacturing the same, the memory device includes a lower electrode, an upper electrode having a first void exposing a sidewall of a diode therein, an insulating interlayer pattern having a second void exposing a portion of the lower electrode between the lower electrode and the upper electrode, and a carbon nanotube wiring capable of being electrically connected with the diode of the upper electrode by a voltage applied to the lower electrode. The memory device may reduce generation of a leakage current in a cross-bar memory.Type: GrantFiled: May 20, 2009Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Ho Moon, Hong-Sik Yoon, Subramanya Mayya, Sun-Woo Lee, Dong-Woo Kim, Xiaofeng Wang
-
Patent number: 8030155Abstract: A method of forming a rectifying diode. The method comprises providing a first semiconductor region of a first conductivity type and having a first dopant concentration and forming a second semiconductor region in the first semiconductor region. The second semiconductor region has the first conductivity type and having a second dopant concentration greater than the first dopant concentration. The method also comprises forming a conductive contact to the first semiconductor region and forming a conductive contact to the second semiconductor region. The rectifying diode comprises a current path, and the path comprises: (i) the conductive contact to the first semiconductor region; (ii) the first semiconductor region; (iii) the second semiconductor region; and (iv) the conductive contact to the second semiconductor region. The second semiconductor region does not extend to a layer buried relative to the first semiconductor region.Type: GrantFiled: May 12, 2008Date of Patent: October 4, 2011Assignee: Texas Instruments IncorporatedInventors: Vladimir F. Drobny, Derek W. Robinson
-
Publication number: 20110233713Abstract: A Schottky diode includes a deep well formed in a substrate, an isolation layer formed in the substrate, a first conductive type guard ring formed in the deep well along an outer sidewall of the isolation layer and located at a left side of the isolation layer, a second conductive type well formed in the deep well along the outer sidewall of the isolation layer and located at a right side of the isolation layer, an anode electrode formed over the substrate and coupled to the deep well and the guard ring, and a cathode electrode formed over the substrate and coupled to the well. A part of the guard ring overlaps the isolation layer.Type: ApplicationFiled: October 4, 2010Publication date: September 29, 2011Inventor: Jin-Yeong Son
-
Publication number: 20110227152Abstract: A termination structure for a power transistor includes a semiconductor substrate having an active region and a termination region. The substrate has a first type of conductivity. A termination trench is located in the termination region and extends from a boundary of the active region to within a certain distance of an edge of the semiconductor substrate. A doped region has a second type of conductivity disposed in the substrate below the termination trench. A MOS gate is formed on a sidewall adjacent the boundary. The doped region extends from below a portion of the MOS gate spaced apart from the boundary toward a remote sidewall of the termination trench. A termination structure oxide layer is formed on the termination trench and covers a portion of the MOS gate and extends toward the edge of the substrate. A first conductive layer is formed on a backside surface of the semiconductor substrate.Type: ApplicationFiled: October 21, 2010Publication date: September 22, 2011Applicant: VISHAY GENERAL SEMICONDUCTOR LLCInventors: Chih-Wei HSU, Florin UDREA, Yih-Yin LIN
-
Publication number: 20110227151Abstract: A termination structure is provided for a power transistor. The termination structure includes a semiconductor substrate having an active region and a termination region. The substrate has a first type of conductivity. A termination trench is located in the termination region and extends from a boundary of the active region toward an edge of the semiconductor substrate. A doped region having a second type of conductivity is disposed in the substrate below the termination trench. A MOS gate is formed on a sidewall adjacent the boundary. The doped region extends from below a portion of the MOS gate spaced apart from the boundary toward the edge of the semiconductor substrate. A termination structure oxide layer is formed on the termination trench covering a portion of the MOS gate and extends toward the edge of the substrate.Type: ApplicationFiled: March 16, 2010Publication date: September 22, 2011Applicant: VISHAY GENERAL SEMICONDUCTOR LLCInventors: Chih-Wei HSU, Florin UDREA, Yih-Yin LIN
-
Patent number: 8018021Abstract: A schottky diode may include a schottky junction including a well formed in a semiconductor substrate and a first electrode contacting the first well. The well may have a first conductivity type. A first ohmic junction may include a first junction region formed in the well and a second electrode contacting the first junction region. The first junction region may have a higher concentration of the first conductivity type than the well. A first device isolation region may be formed in the semiconductor substrate separating the schottky junction and the first ohmic junction. A well guard having a second conductivity type opposite to the first conductivity type may be formed in the well. At least a portion of the well guard may be formed under a portion of the schottky junction.Type: GrantFiled: April 19, 2010Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Shik Kim, Oh-Kyum Kwon, Myung-Hee Kim, Yong-Chan Kim, Hye-Young Park, Joon-Suk Oh
-
Patent number: 8013414Abstract: A gallium nitride based semiconductor diode includes a substrate, a semiconductor body including a first heavily doped GaN layer and a second lightly doped GaN layer. The semiconductor body includes mesas projecting upwardly from a lower surface where each of the mesas includes the second GaN layer and a portion of the first GaN layer. Schottky contacts are formed on the upper surface of the mesas and ohmic contacts are formed on the lower surface of the semiconductor body. An insulating layer is formed over the Schottky and ohmic contacts and vias are formed in the insulating layer to the Schottky and Ohmic contacts. An anode electrode is formed in a first metal pad in electrical contact with the Schottky contacts. A cathode electrode is formed in a second metal pad in electrical contact with the ohmic contacts.Type: GrantFiled: February 18, 2009Date of Patent: September 6, 2011Assignee: Alpha & Omega Semiconductor, Inc.Inventor: TingGang Zhu
-
Patent number: 7994001Abstract: A fabrication method of a trenched power semiconductor structure with a schottky diode is provided. Firstly, a drain region is formed in a substrate. Next, at least two gate structures are formed above the drain region, and then, a body and at least a source region are formed between the two adjacent gate structures. Thereafter, a first dielectric structure is formed on the gate structure to shield the gate structure. Then, a contact window is formed in the body and has side surface thereof adjacent to the source region to expose the source region. Afterward, a second dielectric structure is formed in the contact window. Next, by using the second dielectric structure as an etching mask, the body is etched to form a narrow trench extending to the drain region below the body. Finally, a metal layer is filled into the contact window and the narrow trench.Type: GrantFiled: May 11, 2010Date of Patent: August 9, 2011Assignee: Great Power Semiconductor Corp.Inventors: Hsiu Wen Hsu, Chun Ying Yeh
-
Publication number: 20110186933Abstract: An integrated circuit includes a Schottky diode having a cathode defined by an n-type semiconductor region, an anode defined by a cobalt silicide region, and a p-type region laterally annularly encircling the cobalt silicide region. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation. An n+-type contact region is laterally separated by the p-type region from the first silicide region and a second cobalt silicide region is formed in the n-type contact region. The silicided regions are defined by openings in a silicon blocking dielectric layer. Dielectric material is left over the p-type region. The p-type region may be formed simultaneously with source/drain regions of a PMOS transistor.Type: ApplicationFiled: April 12, 2011Publication date: August 4, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Sameer Prakash Pendharkar, Eugen Pompiliu Mindricelu
-
Patent number: 7985615Abstract: The present invention relates to embodiments of TPV cell structures based on carbon nanotube and nanowire materials. One embodiment according to the present invention is a p-n junction carbon nanotube/nanowire TPV cell, which is formed by p-n junction wires. A second embodiment according to the present invention is a carbon nanotube/nanowire used as a p-type (or n-type), and using bulk material as the other complementary type to a form p-n junction TPV cell. A third embodiment according to the present invention uses a controllable Schottky barrier height between a one-dimensional nanowire and a metal contact to form the built-in potential of the TPV cells.Type: GrantFiled: November 20, 2006Date of Patent: July 26, 2011Assignee: The Regents of the University of CaliforniaInventors: Fei Liu, Ma Siguang, Kang L. Wang
-
Publication number: 20110163408Abstract: A Schottky diode structure with low reverse leakage current and low forward voltage drop has a first conductive material semiconductor substrate combined with a metal layer. An oxide layer is formed around the edge of the combined conductive material semiconductor substrate and the metal layer. A plurality of dot-shaped or line-shaped second conductive material regions are formed on the surface of the first conductive material semiconductor substrate connecting to the metal layer. The second conductive material regions form depletion regions in the first conductive material semiconductor substrate. The depletion regions can reduce the leakage current area of the Schottky diode, thereby reducing the reverse leakage current and the forward voltage drop. When the first conductive material is a P-type semiconductor, the second conductive material is an N-type semiconductor. When the first conductive material is an N-type semiconductor, the second conductive material is a P-type semiconductor.Type: ApplicationFiled: January 6, 2010Publication date: July 7, 2011Inventors: Chiun-Yen Tung, Kun-Hsien Chen, Kai-Ying Wang, Hung Ta Weng, Yi-Chen Shen
-
Patent number: 7973370Abstract: A extractor implanted region is used in a silicon-on-insulator CMOS memory device. The extractor region is reversed biased to remove minority carriers from the body region of partially depleted memory cells. This causes the body region to be fully depleted without the adverse floating body effects.Type: GrantFiled: March 28, 2006Date of Patent: July 5, 2011Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7964930Abstract: A semiconductor device includes a trench MOS barrier Schottky diode having an integrated PN diode and a method is for manufacturing same.Type: GrantFiled: September 13, 2005Date of Patent: June 21, 2011Assignee: Robert Bosch GmbHInventors: Alfred Goerlach, Ning Qu
-
Patent number: 7952139Abstract: This invention discloses a semiconductor power device that includes an active cell area having a plurality of power transistor cells. Each of said power transistor cells has a planar Schottky diode that includes a Schottky junction barrier metal covering areas above gaps between separated body regions between two adjacent power transistor cells. The separated body regions further provide a function of adjusting a leakage current of said Schottky diode in each of said power transistor cells. Each of the planar Schottky diodes further includes a Shannon implant region disposed in a gap between the separated body regions of two adjacent power transistor cells for further adjusting a leakage current of said Schottky diode. Each of the power transistor cells further includes heavy body doped regions in the separated body regions next to source regions surrounding said Schottky diode forming a junction barrier Schottky (JBS) pocket region.Type: GrantFiled: June 30, 2008Date of Patent: May 31, 2011Assignee: Alpha & Omega Semiconductor Ltd.Inventors: Anup Bhalla, Xiaobin Wang, Moses Ho
-
Patent number: 7943472Abstract: Cobalt silicide (CoSi2) Schottky diodes fabricated per the current art suffer from excess leakage currents in reverse bias. In this invention, an floating p-type region encircles each anode of a CoSi2 Schottky diode comprising of one or more CoSi2 anodes. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation.Type: GrantFiled: January 31, 2008Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Sameer Pendharkar, Eugen Pompiliu Mindricelu
-
Patent number: 7944035Abstract: A semiconductor die has devices such as MOSgated devices, diodes and the like formed into the top and bottom surfaces of the die. One terminal of each of the devices terminal in the interior center of the die and a common contact is made to the interior center of the die at one edge of the die. Various packages for the die having a reduced foot print on a support substrate are disclosed.Type: GrantFiled: May 16, 2007Date of Patent: May 17, 2011Assignee: International Rectifier CorporationInventor: Igor Bol
-
Publication number: 20110108941Abstract: A fast recovery diode includes a base layer of a first conductivity type. The base layer has a cathode side and an anode side opposite the cathode side. An anode buffer layer of a second conductivity type having a first depth and a first maximum doping concentration is arranged on the anode side. An anode contact layer of the second conductivity type having a second depth, which is lower than the first depth, and a second maximum doping concentration, which is higher than the first maximum doping concentration, is also arranged on the anode side. A space charge region of the anode junction at a breakdown voltage is located in a third depth between the first and second depths. A defect layer with a defect peak is arranged between the second and third depths.Type: ApplicationFiled: November 9, 2010Publication date: May 12, 2011Applicant: ABB Technology AGInventors: Jan Vobecky, Arnost Kopta, Marta Cammarata
-
Patent number: 7939904Abstract: A semiconductor device has a semiconductor (e.g., a silicon substrate), an electrically conductive region (e.g., a source region and a drain region) which is in contact with the semiconductor to form a Schottky junction, and an insulator. The insulator is in contact with the semiconductor and the electrically conductive region, and has a fixed-charge containing region which contains a fixed charge and extends across a boundary between the semiconductor and the electrically conductive region.Type: GrantFiled: November 26, 2008Date of Patent: May 10, 2011Assignee: Sharp Kabushiki KaishaInventor: Kenji Kimoto
-
Publication number: 20110095361Abstract: A semiconductor device formed on a semiconductor substrate may include a component formed in a contact trench located in an active cell region. The component may comprise a barrier metal deposited on a bottom and portions of sidewalls of the contact trench and a tungsten plug deposited in a remaining portion of the contact trench. The barrier metal may comprise first and second metal layers. The first metal layer may be proximate to the sidewall and the bottom of the contact trench. The first metal layer may include a nitride. The second metal layer may be between the first metal layer and the tungsten plug and between the tungsten plug and the sidewall. The second metal layer covers portions of the sidewalls of not covered by the first metal layer.Type: ApplicationFiled: October 26, 2009Publication date: April 28, 2011Applicant: ALPHA & OMEGA SEMICONDUCTOR, INC.Inventors: Hong Chang, John Chen, Limin Weng, Wenjun Li
-
Patent number: 7915704Abstract: Improved Schottky diodes (20) with reduced leakage current and improved breakdown voltage are provided by building a JFET (56) into the diode, serially located in the anode-cathode current path (32). The gates of the JFET (56) formed by doped regions (38, 40) placed above and below the diode's current path (32) are coupled to the anode (312) of the diode (20), and the current path (32) passes through the channel region (46) of the JFET (56). Operation is automatic so that as the reverse voltage increases, the JFET (56) channel region (46) pinches off, thereby limiting the leakage current and clamping the voltage across the Schottky junction (50) at a level below the Schottky junction (50) breakdown. Increased reverse voltage can be safely applied until the device eventually breaks down elsewhere. The impact on device area and area efficiency is minimal and the device can be built using a standard fabrication process so that it can be easily integrated into complex ICs.Type: GrantFiled: January 26, 2009Date of Patent: March 29, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Xin Lin, Daniel J. Blomberg, Jiang-Kai Zuo
-
Publication number: 20110057286Abstract: The present invention provides a semiconductor device including: a base substrate; a first semiconductor layer which is disposed on the base substrate and has a front surface and a rear surface opposite to the front surface; first ohmic electrodes disposed on the front surface of the first semiconductor layer; a second ohmic electrode disposed on the rear surface of the first semiconductor layer; a second semiconductor layer interposed between the first semiconductor layer and the first ohmic electrodes; and a Schottky electrode part which covers the first ohmic electrodes on the front surface of the first semiconductor layer.Type: ApplicationFiled: January 8, 2010Publication date: March 10, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Woo Chul Jeon, Jung Hee Lee, Young Hwan Park, Ki Yeol Park
-
Patent number: 7902626Abstract: In semiconductor devices and methods for their manufacture, the semiconductor devices are arranged as a trench-Schottky-barrier-Schottky diode having a pn diode as a clamping element (TSBS-pn), and having additional properties compared to usual TSBS elements which make possible adaptation of the electrical properties. The TSBS-pn diodes are produced using special manufacturing methods, are arranged in their physical properties such that they are suitable for use in a rectifier for a motor vehicle generator, and are also able to be operated as Z diodes.Type: GrantFiled: October 13, 2005Date of Patent: March 8, 2011Assignee: Robert Bosch GmbHInventors: Alfred Goerlach, Ning Qu
-
Patent number: 7883958Abstract: A phase change memory device that has a diode with an enlarged, i.e., bulging, PN interfacial junction and a corresponding fabrication method are presented. The phase change memory device includes a semiconductor substrate, an insulation layer, a diode, and a phase change memory cell. The insulation layer is placed on the semiconductor substrate and has a contact hole which is wider in a middle portion than the lower and upper portions of the contact hole. The diode is formed within the contact hole and PN interfacial junction at the wider middle portion of the diode within the contact hole. The phase change memory cell is formed on top of the diode.Type: GrantFiled: April 30, 2009Date of Patent: February 8, 2011Assignee: Hynix Semiconductor Inc.Inventor: Nam Kyun Park
-
Patent number: 7880174Abstract: An object of the present invention is to reduce the conducting loss of an existing conversion circuit while suppressing its noise. The present invention is typically a circuit arrangement includes at least one switching device and a free-wheel diode connected in parallel with the switching device. The free-wheel diode is formed by connecting a silicon PiN diode in parallel with a Schottky barrier diode that uses a semiconductor material having a wider band gap than silicon as a base material. The silicon PiN diode and Schottky barrier diode are separate chips.Type: GrantFiled: February 12, 2008Date of Patent: February 1, 2011Assignee: Hitachi, Ltd.Inventors: Haruka Shimizu, Katsumi Ishikawa, Masahiro Nagasu, Dai Tsugawa
-
Patent number: 7875950Abstract: In one embodiment, a semiconductor structure comprises a multi-portioned guard ring that includes a first portion and a second portion formed in a region of semiconductor material. A conductive contact layer forms a first Schottky barrier with the region of semiconductor material. The conductive contact layer overlaps the second portion and forms a second Schottky barrier that has an opposite polarity to the first Schottky barrier. The conductive contact layer does not overlap the first portion, which forms a pn junction with the region of semiconductor material.Type: GrantFiled: March 8, 2007Date of Patent: January 25, 2011Assignee: Semiconductor Components Industries, LLCInventors: Shanghui L. Tu, Fumika Kuramae
-
Publication number: 20100320557Abstract: Provided is a semiconductor device having an anode of a Si-FRD and a cathode of a Si-SBD which are serially connected. The Si-SBD has a junction capacitance whose amount of accumulable charge is equal to or more than an amount of charge occurring at the time of reverse recovery of the Si-FRD, and has a lower breakdown voltage than the Si-FRD does.Type: ApplicationFiled: June 16, 2010Publication date: December 23, 2010Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventors: Seiji MIYOSHI, Testuya Okada, Shiho Arimoto
-
Publication number: 20100314708Abstract: A junction barrier Schottky diode has an N-type well having a surface and a first peak impurity concentration; a P-type anode region in the surface of the well, and having a second peak impurity concentration; an N-type cathode contact region in the surface of the well and laterally spaced from a first wall of the anode region, and having a third peak impurity concentration; and a first N-type region in the surface of the well and laterally spaced from a second wall of the anode region, and having a fourth impurity concentration. The center of the spaced region between the first N-type region and the second wall of the anode region has a fifth peak impurity concentration. An ohmic contact is made to the anode region and cathode contact region, and a Schottky contact is made to the first N-type region. The first and fifth peak impurity concentrations are less than the fourth peak impurity concentration, and the fourth peak impurity concentration is less that the second and third peak impurity concentrations.Type: ApplicationFiled: August 25, 2010Publication date: December 16, 2010Applicant: Intersil Americas Inc.Inventors: Dev Alok Girdhar, Michael David Church
-
Patent number: 7838907Abstract: In a semiconductor device in which a diode and a high electron mobility transistor are incorporated in the same semiconductor chip, a compound semiconductor layer of the high electron mobility transistor is formed on a main surface (first main surface) of a semiconductor substrate of the diode, and an anode electrode of the diode is electrically connected to an anode region via a conductive material embedded in a via hole (hole) reaching a p+ region which is the anode region of the main surface of the semiconductor substrate from a main surface of the compound semiconductor layer.Type: GrantFiled: June 19, 2008Date of Patent: November 23, 2010Assignee: Renesas Electronics CorporationInventor: Masaki Shiraishi
-
Patent number: 7829970Abstract: A junction barrier Schottky diode has an N-type well having surface and a first impurity concentration; a p-type anode region in the surface of the well, and having a second impurity concentration; and an N-type cathode region in the surface of the well and horizontally abutting the anode region, and having a third impurity concentration. A first N-type region vertically abuts the anode and cathode regions, and has a fourth impurity concentration. An ohmic contact is made to the anode and a Schottky contact is made to the cathode. The fourth impurity concentration is less than the first, second and third impurity concentrations.Type: GrantFiled: April 22, 2008Date of Patent: November 9, 2010Assignee: Intersil Americas Inc.Inventors: Dev Alok Girdhar, Michael David Church
-
Publication number: 20100264456Abstract: A capacitor structure in trench structures of a semiconductor device includes conductive regions made of metallic and/or semiconducting materials. The conducting regions are surrounded by a dielectric and form stacked layers in the trench structure of the semiconductor device.Type: ApplicationFiled: June 30, 2010Publication date: October 21, 2010Applicant: INFINEON TECHNOLOGIES AGInventors: Anton Mauder, Hans-Joachim Schulze, Helmut Strack
-
Publication number: 20100258899Abstract: A Schottky diode device includes a silicon substrate, an epitaxial silicon layer on the silicon substrate, an annular trench in a scribe line region that encompasses the epitaxial silicon layer, an insulation layer on interior sidewall of the annular trench, a silicide layer on the epitaxial silicon layer, a conductive layer on the silicide layer, and a guard ring in the epitaxial silicon layer, wherein the guard ring butts the insulation layer.Type: ApplicationFiled: April 8, 2009Publication date: October 14, 2010Inventors: Chih-Tsung Huang, Jhih-Siang Huang
-
Publication number: 20100253312Abstract: A combined semiconductor rectifying device includes PN-junction silicon diode and Schottky barrier diode exhibiting a breakdown voltage higher than the breakdown voltage of PN-junction silicon diode, and Schottky barrier diode is made of a semiconductor, the band gap thereof is wider than the band gap of silicon. The combined semiconductor rectifying device exhibits a shortened reverse recovery time, low reverse leakage current characteristics and a high breakdown voltage, and is used advantageously in an electric power converter.Type: ApplicationFiled: March 5, 2010Publication date: October 7, 2010Applicant: FUJI ELECTRIC SYSTEMS CO. LTD.Inventor: Tetsuhiro Morimoto
-
Patent number: 7808223Abstract: An integrated circuit device for delivering power to a load includes a composite transistor and a composite schottky diode. The composite transistor is formed by a plurality of component transistors that have commonly coupled source terminals, commonly coupled drain terminals and commonly coupled gate terminals. The composite schottky diode is formed by a plurality of component schottky diodes that have anodes coupled in common and coupled to the source terminals of the plurality of component transistors, and for which drain terminals of the commonly coupled drain terminals constitute respective cathodes.Type: GrantFiled: May 8, 2007Date of Patent: October 5, 2010Assignee: NetLogic Microsystems, Inc.Inventors: Sandeep Khanna, Mozafar Maghsoudnia
-
Publication number: 20100230774Abstract: A Schottky or PN diode is formed where a first cathode portion is an N epitaxial layer that is relatively lightly doped. An N+ buried layer is formed beneath the cathode for conducting the cathode current to a cathode contact. A more highly doped N-well is formed, as a second cathode portion, in the epitaxial layer so that the complete cathode comprises the N-well surrounded by the more lightly doped first cathode portion. An anode covers the upper areas of the first and second cathode portions so both portions conduct current when the diode is forward biased. When the diode is reverse biased, the depletion region in the central N-well will be relatively shallow but substantially planar so will have a relatively high breakdown voltage. The weak link for breakdown voltage will be the curved edge of the deeper depletion region in the lightly doped first cathode portion under the outer edges of the anode. Therefore, the N-well lowers the on-resistance without lowering the breakdown voltage.Type: ApplicationFiled: March 10, 2009Publication date: September 16, 2010Applicant: MICREL, INC.Inventor: Martin Alter
-
Patent number: 7791138Abstract: A semiconductor component and method of making a semiconductor component. One embodiment provides a first metallization structure electrically coupled to charge compensation zones via an ohmic contact and to drift zones via a Schottky contact. A second metallization structure, which is arranged opposite the first metallization structure, is electrically coupled to the charge compensation zones via a Schottky contact and to drift zones via an ohmic contact.Type: GrantFiled: October 30, 2008Date of Patent: September 7, 2010Assignee: Infineon Technologies Austria AGInventor: Frank Pfirsch
-
Patent number: 7781869Abstract: A semiconductor device including a base layer of a first conductivity type having a first main surface and a second main surface opposite the first main surface, a first main electrode layer connected to the first main surface, control regions arranged inside grooves penetrating the first main electrode layer and reach inside the base layer, and a second main electrode layer of the first conductivity type and connected to the second main surface.Type: GrantFiled: August 4, 2006Date of Patent: August 24, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tomoki Inoue, Koichi Sugiyama, Hideaki Ninomiya, Tsuneo Ogura
-
Patent number: 7777257Abstract: A low leakage bipolar Schottky diode (20, 40, 87) is formed by parallel lightly doped N (32, 52, 103) and P (22, 42, 100) regions adapted to form superjunction regions. First ends of the P regions (22, 42, 100) are terminated by P+ layers (21, 41, 121) and second, opposed ends of the N regions (32, 52, 103) are terminated by N+ layers (31, 51, 131). Silicide layers (24, 34, 44, 54, 134, 124) are provided in contact with both ends of the parallel N and P regions (22, 32, 42, 52, 100, 103), thereby forming at the first end ohmic contacts (28, 48) with the P+ regions (21, 41, 121) and Schottky contacts (37, 57) with the N regions 32, 52, 103) and at the second, opposite end, ohmic contacts (38, 58) with the N+ regions (31, 51, 131) and Schottky contacts (27, 47) with the P regions (22, 42, 100). When forward biased current flows in both N (32, 52) and P (22, 42) regions thereby reducing the forward drop.Type: GrantFiled: February 14, 2007Date of Patent: August 17, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Amitava Bose, Todd C. Roggenbauer, Ronghua Zhu
-
Publication number: 20100200910Abstract: Disclosed are semiconductor devices with breakdown voltages that are more controlled and stable after repeated exposure to breakdown conditions than prior art devices. The disclosed devices can be used to provide secondary circuit functions not previously contemplated by the prior art.Type: ApplicationFiled: February 9, 2009Publication date: August 12, 2010Inventors: Joseph Yedinak, Mark Rinehimer, Thomas E. Grebs, John Benjamin
-
Patent number: 7759759Abstract: An integrated circuit includes a high voltage NPN bipolar transistor and a low voltage device. The NPN bipolar transistor includes a lightly doped p-well as the base region of the transistor while the low voltage devices are built using standard, more heavily doped p-wells. By using a process including a lightly doped p-well and a standard p-well, high and low voltage devices can be integrated onto the same integrated circuit. In one embodiment, the lightly doped p-well and the standard p-well are formed by performing ion implantation using a first dose to form the lightly doped p-well, masking the lightly doped p-well, and performing ion implantation using a second dose to form the standard p-well. The second dose is the difference of the dopant concentrations of the lightly doped p-well and the standard p-well. Other high voltage devices can also be built by incorporating the lightly doped p-well structure.Type: GrantFiled: July 25, 2005Date of Patent: July 20, 2010Assignee: Micrel IncorporatedInventor: Hideaki Tsuchiko
-
Patent number: 7750426Abstract: An integrated circuit, including a junction barrier Schottky diode, has an N type well, a P-type anode region in the surface of the well, and an N-type Schottky region in the surface of the well and horizontally abutting the anode region. A first silicide layer is on and makes a Schottky contact to the Schottky region and is on an adjoining anode region. A second silicide layer of a different material than the first silicide is on the anode region. An ohmic contact is made to the second silicide on the anode region and to the well.Type: GrantFiled: September 4, 2007Date of Patent: July 6, 2010Assignee: Intersil Americas, Inc.Inventors: Dev Alok Girdhar, Michael David Church, Alexander Kalnitsky
-
Patent number: 7737465Abstract: The present invention provides a semiconductor apparatus for improving a switching speed and a withstand voltage, and a manufacturing method of the semiconductor apparatus.Type: GrantFiled: November 10, 2008Date of Patent: June 15, 2010Assignee: Panasonic CorporationInventor: Ryo Yoshii
-
Publication number: 20100133644Abstract: This invention discloses a bottom-anode Schottky (BAS) diode that includes an anode electrode disposed on a bottom surface of a semiconductor substrate. The bottom-anode Schottky diode further includes a sinker dopant region disposed at a depth in the semiconductor substrate extending substantially to the anode electrode disposed on the bottom surface of the semiconductor and the sinker dopant region covered by a buried Schottky barrier metal functioning as a Schottky anode.Type: ApplicationFiled: December 11, 2009Publication date: June 3, 2010Inventor: Francois Hébert
-
Patent number: 7728382Abstract: A semiconductor device includes: a semiconductor substrate including a first conductive type layer; a plurality of IGBT regions, each of which provides an IGBT element; and a plurality of diode regions, each of which provides a diode element. The plurality of IGBT regions and the plurality of diode regions are alternately arranged in the substrate. Each diode region includes a Schottky contact region having a second conductive type. The Schottky contact region is configured to retrieve a minority carrier from the first conductive type layer. The Schottky contact region is disposed in a first surface portion of the first conductive type layer, and adjacent to the IGBT region.Type: GrantFiled: August 12, 2008Date of Patent: June 1, 2010Assignee: DENSO CORPORATIONInventors: Yukio Tsuzuki, Kenji Kouno
-
Patent number: 7701031Abstract: An integrated circuit structure is described, and includes a substrate, a contact window, and a Schottky contact metal layer. A heavily doped region and a lightly doped region are formed in the substrate. The contact window is disposed above the heavily doped region, and the Schottky contact metal layer is disposed above the lightly doped region. The Schottky contact metal layer and the substrate form a Schottky diode. The material of the contact window is different from that of the Schottky contact metal layer.Type: GrantFiled: April 7, 2006Date of Patent: April 20, 2010Assignee: United Microelectronics Corp.Inventor: Chaohua Cheng
-
Patent number: 7696599Abstract: A trench MOSFET with drain (8), drift region (10) body (12) and source (14). In order to improve the figure of merit for use of the MOSFET as control and sync FETs, the trench (20) is partially filled with dielectric (24) adjacent to the drift region (10) and a graded doping profile is used in the drift region (10).Type: GrantFiled: November 26, 2004Date of Patent: April 13, 2010Assignee: NXP B.V.Inventors: Raymond J. E. Hueting, Erwin A. Hijzen
-
Publication number: 20100059849Abstract: A semiconductor component having a low resistance conduction path and a method for manufacturing the semiconductor component. When the semiconductor component is a Schottky diode, one or more trenches are formed in an epitaxial layer of a first conductivity type that is formed over a semiconductor substrate of the first conductivity type. The trenches may extend into the semiconductor material. Epitaxial semiconductor material of a second conductivity type is selectively grown along the sidewalls of the trenches. An anode contact is formed in contact with the epitaxial layer and the selectively grown epitaxial material and a cathode contact is formed in contact with the semiconductor substrate.Type: ApplicationFiled: September 8, 2008Publication date: March 11, 2010Inventor: Mohammed Tanvir Quddus