Coating Of Semi-insulating Material (e.g., Amorphous Silicon Or Silicon-rich Silicon Oxide) Patents (Class 257/646)
-
Patent number: 10269976Abstract: To provide a transistor in which a channel is formed in an oxide semiconductor and which has stable electrical characteristics. To suppress shift in threshold voltage of a transistor in which a channel is formed in an oxide semiconductor. To provide a normally-off switching element having a positive threshold voltage as an n-channel transistor in which a channel is formed in an oxide semiconductor. A base insulating layer is formed over a substrate, an oxide semiconductor layer is formed over the base insulating layer, a first gate insulating layer is formed over the oxide semiconductor layer, a second gate insulating layer is formed over the first gate insulating layer by a sputtering method or an atomic layer deposition method at a substrate temperature of higher than or equal to 100° C., and a gate electrode layer is formed over the second gate insulating layer.Type: GrantFiled: February 14, 2017Date of Patent: April 23, 2019Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 9871059Abstract: A first conductive film overlapping with an oxide semiconductor film is formed over a gate insulating film, a gate electrode is formed by selectively etching the first conductive film using a resist subjected to electron beam exposure, a first insulating film is formed over the gate insulating film and the gate electrode, removing a part of the first insulating film while the gate electrode is not exposed, an anti-reflective film is formed over the first insulating film, the anti-reflective film, the first insulating film and the gate insulating film are selectively etched using a resist subjected to electron beam exposure, and a source electrode in contact with one end of the oxide semiconductor film and one end of the first insulating film and a drain electrode in contact with the other end of the oxide semiconductor film and the other end of the first insulating film are formed.Type: GrantFiled: December 7, 2015Date of Patent: January 16, 2018Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Atsuo Isobe, Yutaka Okazaki, Kazuya Hanaoka, Shinya Sasagawa, Motomu Kurata
-
Patent number: 9837354Abstract: The present disclosure relates to a method of forming a BEOL metallization layer that uses different conductive materials (e.g., metals) to fill different size openings in an inter-level dielectric layer, and an associated apparatus. In some embodiments, the present disclosure relates to an integrated chip having a first plurality of metal interconnect structures disposed within a first BEOL metallization layer, which include a first conductive material. The integrated chip also has a second plurality of metal interconnect structures disposed within the first BEOL metallization layer at positions laterally separated from the first plurality of metal interconnect structures. The second plurality of metal interconnect structures have a second conductive material that is different than the first conductive material.Type: GrantFiled: July 2, 2014Date of Patent: December 5, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsiang-Wei Liu, Tai-I Yang, Cheng-Chi Chuang, Tien-Lu Lin
-
Patent number: 9601591Abstract: To provide a transistor in which a channel is formed in an oxide semiconductor and which has stable electrical characteristics. To suppress shift in threshold voltage of a transistor in which a channel is formed in an oxide semiconductor. To provide a normally-off switching element having a positive threshold voltage as an n-channel transistor in which a channel is formed in an oxide semiconductor. A base insulating layer is formed over a substrate, an oxide semiconductor layer is formed over the base insulating layer, a first gate insulating layer is formed over the oxide semiconductor layer, a second gate insulating layer is formed over the first gate insulating layer by a sputtering method or an atomic layer deposition method at a substrate temperature of higher than or equal to 100° C., and a gate electrode layer is formed over the second gate insulating layer.Type: GrantFiled: July 31, 2014Date of Patent: March 21, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 9541386Abstract: A distance measurement device with high detection accuracy. The distance measurement device includes a photosensor including a light-receiving element, a first transistor, and a second transistor; a wiring; a signal line; and a power supply line. The wiring is electrically connected to one electrode of the light-receiving element. The signal line is electrically connected to a gate electrode of the first transistor. The power supply line is electrically connected to one of a source electrode and a drain electrode of the second transistor. One of a source electrode and a drain electrode of the first transistor is electrically connected to a gate electrode of the second transistor. The other of the source electrode and the drain electrode of the first transistor is electrically connected to the other electrode of the light-receiving element and the other of the source electrode and the drain electrode of the second transistor.Type: GrantFiled: March 12, 2013Date of Patent: January 10, 2017Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yoshiyuki Kurokawa
-
Patent number: 9337346Abstract: An array substrate for an electronic display includes a substrate; a gate electrode on the substrate; a gate insulating layer on the gate electrode; an oxide semiconductor layer on the gate insulating layer; a source electrode and a drain electrode on the oxide semiconductor layer; a silicide layer on the source and drain electrodes; and a first passivation layer on the source electrode and the drain electrode. The array substrate and fabrication method thereof prevent degradation of a thin-film transistor (TFT) used in driving pixels of the electronic display.Type: GrantFiled: October 1, 2014Date of Patent: May 10, 2016Assignee: LG Display Co., Ltd.Inventors: Jung-Min Yeom, Jeong-Yeon Kim
-
Patent number: 9184115Abstract: The purpose of the present invention is to increase the reliability of a semiconductor device in which a semiconductor element and a substrate are connected by solder and which is molded by resin. Solder containing easily volatized metals (Zn, Mg, Sb) is used for a solder material 106, and after a semiconductor element 104 is connected to a lead frame 102 and wire bonding is carried out, vacuum heat treatment is applied, the easily volatized metals in the solder are volatized to adhere to a substrate surface, and an alloy 103 with the lead frame is formed, thereby roughening the substrate surface and improving the adhesive strength of a sealing resin 101 and the substrate.Type: GrantFiled: November 7, 2012Date of Patent: November 10, 2015Assignee: Hitachi, Ltd.Inventors: Takuto Yamaguchi, Osamu Ikeda
-
Patent number: 9024391Abstract: A semiconductor structure includes a substrate, a shallow trench isolation (STI) structure embedded in the substrate, a stressor embedded in the substrate, and a conductive plug over and electrically coupled with the stressor. A same-material region is sandwiched by the STI structure and an entire sidewall of the stressor, and the same-material region is a continuous portion of the substrate.Type: GrantFiled: September 23, 2014Date of Patent: May 5, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mei-Hsuan Lin, Chih-Hsun Lin, Chih-Kang Chao, Ling-Sung Wang
-
Patent number: 8872311Abstract: The present invention provides a semiconductor device, a method of manufacture therefor, and an integrated circuit including the semiconductor device. The semiconductor device, in one particularly advantageous embodiment, includes a multi layer etch stop located over a substrate, wherein the multi layer etch stop has a first insulative layer and a second silicon-rich nitride layer located over the first insulative layer. Located over the multi layer etch stop is a dielectric layer having an opening formed therein that extends through at least a portion of the multi layer etch stop. A conductive plug is typically located within the opening, wherein an insulative spacer is located between the conductive plug and the second silicon-rich nitride layer.Type: GrantFiled: February 13, 2004Date of Patent: October 28, 2014Assignee: Agere Systems Inc.Inventors: Nace Rossi, Alvaro Maury
-
Patent number: 8791023Abstract: A method of producing an inorganic thin film dielectric material layer includes providing a substrate. A first inorganic thin film dielectric material layer is deposited on the substrate using an atomic layer deposition process. The first inorganic thin film dielectric material layer is treated after its deposition. A patterned deposition inhibiting material layer is provided on the substrate. A second inorganic thin film dielectric material layer is selectively deposited on a region of the substrate where the deposition inhibiting material layer is not present using an atomic layer deposition process.Type: GrantFiled: August 31, 2012Date of Patent: July 29, 2014Assignee: Eastman Kodak CompanyInventors: Carolyn R. Ellinger, David H. Levy, Shelby F. Nelson
-
Patent number: 8787419Abstract: Semiconductor photonic device surfaces are covered with a dielectric or a metal protective layer. The protective layer covers the entire device, including regions near facets at active regions, to prevent bare or unprotected semiconductor regions, thereby to form a very high reliability etched facet photonic device.Type: GrantFiled: February 17, 2006Date of Patent: July 22, 2014Assignee: Binoptics CorporationInventor: Alex A. Behfar
-
Patent number: 8759952Abstract: An integrated circuit structure and a method of forming the same are provided. The method includes providing a surface; performing an ionized oxygen treatment to the surface; forming an initial layer comprising silicon oxide using first process gases comprising a first oxygen-containing gas and tetraethoxysilane (TEOS); and forming a silicate glass over the initial layer. The method may further include forming a buffer layer using second process gases comprising a second oxygen-containing gas and TEOS, wherein the first and the second process gases have different oxygen-to-TEOS ratio.Type: GrantFiled: January 25, 2012Date of Patent: June 24, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shiu-Ko JangJian, Wan-Ting Huang, Yu-Jen Chien, Phil Sun
-
Patent number: 8742418Abstract: A thin film transistor comprising: a substrate; a gate electrode on the substrate; a gate insulation film on the gate electrode; an oxide semiconductor layer on the gate insulation film; a channel protection film on the oxide semiconductor layer; source and drain electrodes on the channel protection film; and a passivation film on the source and drain electrodes, wherein, (a) each of the gate insulation film, and passivation film comprises a laminated structure and includes a first layer made of aluminum oxide and a second layer made of an insulation material including silicon, and (b) the passivation film covers edges of the oxide semiconductor layer. The transistor is capable of suppressing desorption of oxygen and from the oxide semiconductor layer and reducing the time for film formation thereof.Type: GrantFiled: May 7, 2013Date of Patent: June 3, 2014Assignee: Sony CorporationInventors: Narihiro Morosawa, Yasuhiro Terai, Toshiaki Arai
-
Patent number: 8710615Abstract: According to an embodiment, a semiconductor device includes a semiconductor substrate and an amorphous semi-insulating layer on the semiconductor substrate.Type: GrantFiled: August 31, 2011Date of Patent: April 29, 2014Assignee: Infineon Technologies AGInventor: Gerhard Schmidt
-
Patent number: 8669645Abstract: Methods of forming metal oxide structures and methods of forming metal oxide patterns on a substrate using a block copolymer system formulated for self-assembly. A block copolymer at least within a trench in the substrate and including at least one soluble block and at least one insoluble block may be annealed to form a self-assembled pattern including a plurality of repeating units of the at least one soluble block laterally aligned with the trench and positioned within a matrix of the at least one insoluble block. The self-assembled pattern may be exposed to a metal oxide precursor that impregnates the at least one soluble block. The metal oxide precursor may be oxidized to form a metal oxide. The self-assembled pattern may be removed to form a pattern of metal oxide lines on the substrate surface. Semiconductor device structures are also described.Type: GrantFiled: December 22, 2011Date of Patent: March 11, 2014Assignee: Micron Technology, Inc.Inventors: Dan B. Millward, Timothy A. Quick, J. Neil Greeley
-
Patent number: 8664653Abstract: Disclosed is a semiconductor device including an insulating layer, a source electrode and a drain electrode embedded in the insulating layer, an oxide semiconductor layer in contact with the insulating layer, the source electrode, and the drain electrode, a gate insulating layer covering the oxide semiconductor layer, and a gate electrode over the gate insulating layer. The upper surface of the surface of the insulating layer, which is in contact with the oxide semiconductor layer, has a root-mean-square (RMS) roughness of 1 nm or less. There is a difference in height between an upper surface of the insulating layer and each of an upper surface of the source electrode and an upper surface of the drain electrode. The difference in height is preferably 5 nm or more. This structure contributes to the suppression of defects of the semiconductor device and enables their miniaturization.Type: GrantFiled: March 1, 2011Date of Patent: March 4, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hiromichi Godo
-
Patent number: 8592325Abstract: A method of creating insulating layers on different semiconductor materials includes providing a substrate having disposed thereon a first material and a second material, the second material having a chemical composition different from the first material; non-epitaxially depositing a continuous sacrificial layer of approximately constant thickness onto the first material and the second material, and then converting the sacrificial layer into a layer consisting essentially of SiO2 without oxidizing more than 10 angstroms into the second material. A structure includes a silicon nitride film disposed conformally on a silicon layer and a silicon germanium layer; a SiO2 layer is disposed on the silicon nitride film.Type: GrantFiled: January 11, 2010Date of Patent: November 26, 2013Assignee: International Business Machines CorporationInventors: Joseph F. Shepard, Jr., Siddarth A. Krishnan, Rishikesh Krishnan, Michael P. Chudzik
-
Patent number: 8461594Abstract: Provided are a thin film transistor that is capable of suppressing desorption of oxygen and others from an oxide semiconductor layer, and reducing the time to be taken for film formation, and a display device provided therewith. A gate insulation film 22, a channel protection layer 24, and a passivation film 26 are each in the laminate configuration including a first layer 31 made of aluminum oxide, and a second layer 32 made of an insulation material including silicon (Si). The first and second layers 31 and 32 are disposed one on the other so that the first layer 31 comes on the side of an oxide semiconductor layer 23. The oxide semiconductor layer 23 is sandwiched on both sides by the first layers 31 made of aluminum oxide, thereby suppressing desorption of oxygen and others, and stabilizing the electrical characteristics of a TFT 20.Type: GrantFiled: October 7, 2009Date of Patent: June 11, 2013Assignee: Sony CorporationInventors: Narihiro Morosawa, Yasuhiro Terai, Toshiaki Arai
-
Patent number: 8410581Abstract: There is provided a silicon device structure, comprising: a P-doped n+ type amorphous silicon film formed on a silicon semiconductor, and a wiring formed on the P doped n+ type amorphous silicon film, wherein the wiring is formed of a silicon oxide film which is formed on a surface of the P doped n+ type amorphous silicon film and is also formed of a copper alloy film, and the copper alloy film is a film obtained by forming a copper alloy containing Mn of 1 atom % or more and 5 atom % or less and P of 0.05 atom % or more and 1.0 atom % or less by sputtering.Type: GrantFiled: July 6, 2011Date of Patent: April 2, 2013Assignee: Hitachi Cable LtdInventors: Noriyuki Tatsumi, Tatsuya Tonogi
-
Publication number: 20130049159Abstract: According to an embodiment, a semiconductor device includes a semiconductor substrate and an amorphous semi-insulating layer on the semiconductor substrate.Type: ApplicationFiled: August 31, 2011Publication date: February 28, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: Gerhard Schmidt
-
Patent number: 8378351Abstract: A thin film transistor using oxide semiconductor for a channel, which may be controlled such that threshold voltage is positive and may be improved in reliability is provided. The thin film transistor includes a gate electrode, a pair of source/drain electrodes, an oxide semiconductor layer forming a channel and provided between the gate electrode and the pair of source/drain electrodes, a first insulating film as a gate insulating film provided on the oxide semiconductor layer on a side near the gate electrode, and a second insulating film provided on the oxide semiconductor layer on a side near the pair of source/drain electrodes. One or both of the first insulating film and the second insulating film includes an aluminum oxide having a film density of 2.70 g/cm3 or more and less than 2.79 g/cm3.Type: GrantFiled: April 1, 2011Date of Patent: February 19, 2013Assignee: Sony CorporationInventors: Eri Fukumoto, Yasuhiro Terai, Narihiro Morosawa
-
Patent number: 8368184Abstract: There is provided a silicon device structure, comprising: a P-doped n+ type amorphous silicon film formed on a silicon semiconductor, and a wiring formed on the P doped n+ type amorphous silicon film, wherein the wiring is formed of a silicon oxide film which is formed on a surface of the P doped n+ type amorphous silicon film and is also formed of a copper alloy film, and the copper alloy film is a film obtained by forming a copper alloy containing Mn of 1 atom % or more and 5 atom % or less and P of 0.05 atom % or more and 1.0 atom % or less by sputtering.Type: GrantFiled: July 6, 2011Date of Patent: February 5, 2013Assignee: Hitachi Cable LtdInventors: Noriyuki Tatsumi, Tatsuya Tonogi
-
Publication number: 20120319252Abstract: A method for manufacturing a semiconductor device includes performing a cycle a predetermined number of times to form a film on a substrate. The cycle includes feeding a first material containing a first element, to be adsorbed on a substrate surface, to a processing chamber where the substrate is accommodated; feeding a second material containing a second element, adsorbed on the substrate surface, to the processing chamber after the adsorption of the first material; feeding a third material containing a third element to the processing chamber, so that the substrate surface is modified; and removing an atmosphere in the processing chamber. A content of the second element in the film is controlled by adjusting an adsorption quantity of the first material and an adsorption quantity of the second material with respect to a saturated adsorption quantity of the first material adsorbed on the substrate surface.Type: ApplicationFiled: January 20, 2011Publication date: December 20, 2012Applicant: HITACHI KOKUSAI ELECTRIC INC.Inventor: Hirohisa Yamazaki
-
Patent number: 8143148Abstract: A method for forming a laser diode structure. The method includes providing a laser diode material having a surface region. A multilayer dielectric mask structure comprising alternating first and second dielectric layers is formed overlying the surface region. The method forms a laser diode structure using the multilayer dielectric mask structure as a mask. The method selectively removes a portion of the first dielectric layer to form one or more undercut regions between the second dielectric layers. A passivation layer overlies the multilayer dielectric mask structure and the undercut region remained intact. The dielectric mask structure is selectively removed, exposing a top surface region of the laser diode structure. A contact structure is formed overlying at least the exposed top surface region.Type: GrantFiled: July 14, 2009Date of Patent: March 27, 2012Assignee: Soraa, Inc.Inventors: James W. Raring, Daniel F. Feezell, Nick Pfister
-
Patent number: 8071363Abstract: A chip for a cell electrophysiological sensor has a substrate. The substrate has a through-hole formed from the upside to the downside, and the opening of the through-hole is formed in a curved surface curved from the upside and downside of the substrate toward the inner side of the through-hole. In this configuration, the electrolyte solution (first electrolyte solution and second electrolyte solution) flows more smoothly, and the sample cell can be sucked accurately, and the trapping rate of the sample cells is improved.Type: GrantFiled: May 21, 2007Date of Patent: December 6, 2011Assignee: Panasonic CorporationInventors: Soichiro Hiraoka, Masaya Nakatani, Hiroshi Ushio, Akiyoshi Oshima
-
Thin film transistor, method of manufacturing the same and flat panel display device having the same
Patent number: 7994500Abstract: A thin film transistor (TFT) using an oxide semiconductor as an active layer, a method of manufacturing the TFT, and a flat panel display device having the TFT include source and drain electrodes formed on a substrate; an active layer formed of an oxide semiconductor disposed on the source and drain electrodes; a gate electrode; and an interfacial stability layer formed on at least one of top and bottom surfaces of the active layer. In the TFT, the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0 eV. Since the interfacial stability layer has the same characteristics as a gate insulating layer and a passivation layer, chemically high interface stability is maintained. Since the interfacial stability layer has a band gap equal to or greater than that of the active layer, charge trapping is physically prevented.Type: GrantFiled: April 16, 2009Date of Patent: August 9, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventors: Min-Kyu Kim, Jong-Han Jeong, Tae-Kyung Ahn, Jae-Kyeong Jeong, Yeon-Gon Mo, Jin-Seong Park, Hyun-Joong Chung, Kwang-Suk Kim, Hul-Won Yang -
Patent number: 7960296Abstract: A spin addition method for catalyst elements is simple and very important technique, because the minimum amount of a catalyst element necessary for crystallization can be easily added by controlling the catalyst element concentration within a catalyst element solution, but there is a problem in that uniformity in the amount of added catalyst element within a substrate is poor. The non-uniformity in the amount of added catalyst element within the substrate is thought to influence fluctuation in crystallinity of a crystalline semiconductor film that has undergone thermal crystallization, and exert a bad influence on the electrical characteristics of TFTs finally structured by the crystalline semiconductor film. The present invention solves this problem with the aforementioned conventional technique.Type: GrantFiled: November 12, 2008Date of Patent: June 14, 2011Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Misako Nakazawa, Toshiji Hamatani, Naoki Makita
-
Patent number: 7872249Abstract: Provided is a nonvolatile memory device and method of operating and fabricating the same for higher integration and higher speed, while allowing for a lower operating current. The nonvolatile memory device may include a semiconductor substrate. Resistive layers each storing a variable resistive state may be formed on the surface of the semiconductor substrate. Buried electrodes may be formed on the semiconductor substrate under the resistive layers and may connect to the resistive layers. Channel regions may be formed on the surface of the semiconductor substrate and connect adjacent resistive layers to each other, but not to the buried electrodes. Gate insulating layers may be formed on the channel regions of the semiconductor substrate. Gate electrodes may be formed on the gate insulating layers and extend over the resistive layers.Type: GrantFiled: March 15, 2007Date of Patent: January 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-dong Park, Myoung-jae Lee, Dong-chul Kim, Seung-eon Ahn
-
Patent number: 7863518Abstract: A photovoltaic device capable of improving output characteristics is provided. This photovoltaic device comprises a crystalline semiconductor member, a substantially intrinsic first amorphous semiconductor layer formed on the front surface of the crystalline semiconductor member and a first conductivity type second amorphous semiconductor layer formed on the front surface of the first amorphous semiconductor layer, and has a hydrogen concentration peak in the first amorphous semiconductor layer. Thus, the quantity of hydrogen atoms in the first amorphous semiconductor layer is so increased that the hydrogen atoms increased in quantity can be bonded to dangling bonds of silicon atoms forming defects in the first amorphous semiconductor layer for inactivating the dangling bonds.Type: GrantFiled: March 8, 2004Date of Patent: January 4, 2011Assignee: Sanyo Electric Co., Ltd.Inventors: Akira Terakawa, Toshio Asaumi
-
Patent number: 7842385Abstract: A coated nano particle and an electronic device using the composite nano particle as an illuminator are provided. The composite nano particle includes a nano particle receiving light and emitting light; and a coating material formed on a surface of the nano particle and having an index of refraction different from that of the nano particle. The coated nano particle is made by coating a surface of the nano particle with a material having an index of refraction, which has an intermediate value between an index of refraction of a matrix and an index of refraction of the nano particle as an illuminator, with a predetermined thickness. The light emitted from the nano particle is efficiently transferred to the outside as the light reflected from the matrix and absorbed by the nano particle is suppressed. Therefore, a luminous efficiency of the illuminator is improved, and an electronic device using the illuminator is provided.Type: GrantFiled: May 16, 2006Date of Patent: November 30, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Eun-joo Jang, Shin-ae Jun
-
Patent number: 7825443Abstract: In one aspect, the invention includes a semiconductor processing method. An antireflective material layer is formed over a substrate. At least a portion of the antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. The layer of photoresist is patterned. A portion of the antireflective material layer unmasked by the patterned layer of photoresist is removed. In another aspect, the invention includes the following semiconductor processing. An antireflective material layer is formed over a substrate. The antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. Portions of the layer of photoresist are exposed to radiation waves. Some of the radiation waves are absorbed by the antireflective material during the exposing.Type: GrantFiled: August 29, 2005Date of Patent: November 2, 2010Assignee: Micron Technology, Inc.Inventors: Richard Holscher, Zhiping Yin, Tom Glass
-
Patent number: 7816722Abstract: A memory array has a multiplicity of row conductors and a multiplicity of column conductors, the row conductors and column conductors being arranged to cross at cross-points, and has a memory cell disposed at each cross-point, each memory cell having a storage element and a control element coupled in series between a row conductor and a column conductor, and each control element including a silicon-rich insulator. Methods for fabricating the memory array are disclosed.Type: GrantFiled: February 4, 2004Date of Patent: October 19, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Peter J. Fricke, Andrew L. Van Brocklin, Warren B. Jackson
-
Patent number: 7804115Abstract: In one aspect, the invention includes a semiconductor processing method. An antireflective material layer is formed over a substrate. At least a portion of the antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. The layer of photoresist is patterned. A portion of the antireflective material layer unmasked by the patterned layer of photoresist is removed. In another aspect, the invention includes the following semiconductor processing. An antireflective material layer is formed over a substrate. The antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. Portions of the layer of photoresist are exposed to radiation waves. Some of the radiation waves are absorbed by the antireflective material during the exposing.Type: GrantFiled: July 7, 2006Date of Patent: September 28, 2010Assignee: Micron Technology, Inc.Inventors: Richard Holscher, Zhiping Yin, Tom Glass
-
Patent number: 7777217Abstract: In a method for making an inclusion-free uniformly semi-insulating GaN crystal, an epitaxial nitride layer is deposited on a substrate. A 3D nucleation GaN layer is grown on the epitaxial nitride layer by HVPE under a substantially 3D growth mode, wherein a surface of the nucleation layer is substantially covered with pits and the aspect ratio of the pits is essentially the same. A GaN transitional layer is grown on the nucleation layer by HVPE under a condition that changes the growth mode from the substantially 3D growth mode to a substantially 2D growth mode. After growing the transitional layer, a surface of the transitional layer is substantially pit-free. A bulk GaN layer is grown on the transitional layer by HVPE. After growing the bulk layer, a surface of the bulk layer is smooth and substantially pit-free. The GaN is doped with a transition metal during at least one of the foregoing GaN growth steps.Type: GrantFiled: November 30, 2006Date of Patent: August 17, 2010Assignee: Kyma Technologies, Inc.Inventors: Edward A. Preble, Denis Tsvetkov, Andrew D. Hanser, N. Mark Williams, Xueping Xu
-
Patent number: 7745934Abstract: Structures are provided that include a conducting layer disposed on a layered arrangement of a diffusion barrier layer and a seed layer in an integrated circuit. Apparatus and systems having such structures and methods of forming these structures for apparatus and systems are disclosed.Type: GrantFiled: June 24, 2008Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 7649198Abstract: The invention provides a method for fabricating a nano-array comprising the following steps. A template with a plurality of nano-holes is provided. A polymer is embossed by the template to integrally form a plurality of nano-protrusions thereon, and demolding to reveal the nano-protrusions. The nano-protrusion has a concave or convex top surface.Type: GrantFiled: August 25, 2006Date of Patent: January 19, 2010Assignee: Industrial Technology Research InstituteInventors: Chih-Chiang Chao, Po-Ling Shiao, Mei-Chun Lai
-
Patent number: 7646080Abstract: A protective film structure (100) includes a base (110) and a resistive film (120) formed on a surface of the base. The base is comprised of amorphous boron nitride or amorphous boron carbide, and is formed on a surface of a substrate (10) to be protected. The resistive film includes an adhesive layer (121), an intermediate layer (122) and an outermost layer (123), which are formed on a surface of the base one on top of the other in that order.Type: GrantFiled: December 22, 2006Date of Patent: January 12, 2010Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Ga-Lane Chen
-
Publication number: 20090315155Abstract: A structure to diminish high voltage instability in a high voltage device when under stress includes an amorphous silicon layer over a field oxide on the high voltage device.Type: ApplicationFiled: June 19, 2008Publication date: December 24, 2009Inventor: Jifa Hao
-
Patent number: 7612433Abstract: A method of manufacturing semiconductor devices having self-aligned contacts is provided. Multiple isolation structures are formed on the substrate to define an active area. Multiple gate structures are formed on the substrate. Multiple doped areas are formed in the substrate beside each gate structure. Multiple first spacers are formed on the sidewalls of each of the gate structure. Multiple second spacers are formed on the sidewalls of each of the isolation structure. A dielectric layer is formed on the substrate. Then, a self-aligned process is performed to form multiple contact openings in the dielectric layer between the gate structures. The conductive material is filled in the contact openings.Type: GrantFiled: September 21, 2005Date of Patent: November 3, 2009Assignee: Powerchip Semiconductor Corp.Inventors: Min-San Huang, Hann-Jye Hsu, Yung-Chung Yao
-
Patent number: 7485949Abstract: A semiconductor device is disclosed. The device includes a substrate, a first porous SiCOH dielectric layer, a second porous SiCOH dielectric layer, and an oxide layer. The first porous SiCOH dielectric layer overlies the substrate. The second porous SiCOH dielectric layer overlies the first porous SiCOH dielectric layer. The oxide layer overlies the second porous SiCOH dielectric layer. The atomic percentage of carbon in the second porous SiCOH dielectric layer is between 16% and 22% of that in the first porous SiCOH dielectric layer.Type: GrantFiled: May 2, 2007Date of Patent: February 3, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Chi Ko, Chia-Cheng Chou, Zhen-Cheng Wu, Keng-Chu Lin, Shwang-Ming Jeng
-
Publication number: 20080191322Abstract: A method of preventing the formation of cracks on the backside of a silicon (Si) semiconductor chip or wafer during the processing thereof. Also provided is a method for inhibiting the propagation of cracks, which have already formed in the backside of a silicon chip during the processing thereof and prior to the joining thereto of a substrate during the fabrication of an electronic package. The methods entail either treating the backside with a wet etch, or alternatively, applying a protective film layer thereon prior to forming an electronic package incorporating the chip or wafer.Type: ApplicationFiled: April 22, 2008Publication date: August 14, 2008Applicant: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Jerome B. Lasky, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 7405466Abstract: A method of simultaneously bonding components, comprising the following steps. At least first, second and third components are provided and comprise: at least one glass component; and at least one conductive or semiconductive material component. The order of stacking of the components is determined to establish interfaces between the adjacent components. A hydrogen-free amorphous film is applied to one of the component surfaces at each interface comprising an adjacent: glass component; and conductive or semiconductive component. A sol gel with or without alkaline ions film is applied to one of the component surfaces at each interface comprising an adjacent: conductive or semiconductive component; and conductive or semiconductive component. The components are simultaneously anodically bonded in the determined order of stacking.Type: GrantFiled: December 21, 2006Date of Patent: July 29, 2008Assignee: Agency for Science, Technology and ResearchInventors: Jun Wei, Stephen Chee Khuen Wong, Yongling Wu, Fern Lan Ng
-
Patent number: 7368793Abstract: The semiconductor device of the present invention includes a device formation region formed on a substrate and including at least one semiconductor region, and a first electrode and a second electrode formed spaced apart from each other on the device formation region. A semi-insulating film is formed to cover the surface of a portion of the semiconductor region, which portion is located between the first and second electrodes and in which portion a depletion layer extends when a reverse bias is applied between the first and second electrodes.Type: GrantFiled: March 17, 2005Date of Patent: May 6, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Manabu Yanagihara, Daisuke Ueda
-
Patent number: 7357977Abstract: A method for forming a ultralow dielectric constant layer with controlled biaxial stress is described incorporating the steps of forming a layer containing Si, C, O and H by one of PECVD and spin-on coating and curing the film in an environment containing very low concentrations of oxygen and water each less than 10 ppm. A material is also described by using the method with a dielectric constant of not more than 2.8. The invention overcomes the problem of forming films with low biaxial stress less than 46 MPa.Type: GrantFiled: January 13, 2005Date of Patent: April 15, 2008Assignee: International Business Machines CorporationInventors: Christos Dimitrios Dimitrakopoulos, Stephen McConnell Gates, Alfred Grill, Michael Wayne Lane, Eric Gerhard Liniger, Xiao Hu Liu, Son Van Nguyen, Deborah Ann Neumayer, Thomas McCarroll Shaw
-
Patent number: 7321145Abstract: A nonvolatile memory cell with a charge storage structure is read by measuring current (such as band-to-band current) between the substrate region of the memory cell and at least one of the current carrying nodes of the memory cell. To enhance the operation of the nonvolatile memory cell, the band structure engineering is used to alter the band structure between a bulk part of the device and another part of the device supporting the measurement current.Type: GrantFiled: October 13, 2005Date of Patent: January 22, 2008Assignee: Macronix International Co., Ltd.Inventors: Chih Chieh Yeh, Wen Jer Tsai
-
Patent number: 7314801Abstract: A semiconductor device including a metal oxide layer, a channel area of the metal oxide layer, a preservation layer formed on the channel area of the metal oxide layer, and at least two channel contacts coupled to the channel area of the metal oxide layer, and a method of forming the same.Type: GrantFiled: December 20, 2005Date of Patent: January 1, 2008Assignee: Palo Alto Research Center IncorporatedInventors: Peter Kiesel, Oliver Schmidt, Arnd Willy Walter Geis, Noble Marshall Johnson
-
Patent number: 7298024Abstract: A transparent amorphous carbon layer is formed. The transparent amorphous carbon layer has a low absorption coefficient such that the amorphous carbon is transparent in visible light. The transparent amorphous carbon layer may be used in semiconductor devices for different purposes. The transparent amorphous carbon layer may be included in a final structure in semiconductor devices. The transparent amorphous carbon layer may also be used as a mask in an etching process during fabrication of semiconductor devices.Type: GrantFiled: July 19, 2006Date of Patent: November 20, 2007Assignee: Micron Technology, Inc.Inventors: Zhiping Yin, David J. Williams, Weimin Li
-
Publication number: 20070259521Abstract: A method of forming a display substrate includes forming an array layer on a substrate, forming a passivation layer on the array layer, forming a photoresist pattern on the passivation layer corresponding to a gate line, a source line and a thin-film transistor of the array layer, etching the passivation layer using the photoresist pattern as a mask Non-uniformly surface treating a surface of the photoresist pattern, forming a transparent electrode layer on the substrate having the surface-treated photoresist pattern formed thereon and forming a pixel electrode. The forming a pixel electrode includes removing the photoresist pattern and the transparent electrode layer, such as by infiltrating a strip solution into the surface-treated photoresist pattern.Type: ApplicationFiled: March 7, 2007Publication date: November 8, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min-Seok OH, Bong-Kyu SHIN, Sang-Gab KIM, Eun-Guk LEE, Hong-Kee CHIN, Yu-Gwang JEONG, Seung-Ha CHOI
-
Patent number: 7282774Abstract: A semiconductor device comprising a semiconductor substrate, a gate dielectrics formed on the semiconductor substrate and including a silicon oxide film containing a metallic element, the silicon oxide film containing the metallic element including a first region near a lower surface thereof, a second region near an upper surface thereof, and a third region between the first and second regions, the metallic element contained in the silicon oxide film having a density distribution in a thickness direction of the silicon oxide film, a peak of the density distribution existing in the third region, and an electrode formed on the gate dielectrics.Type: GrantFiled: June 28, 2006Date of Patent: October 16, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiro Eguchi, Seiji Inumiya, Yoshitaka Tsunashima
-
Patent number: RE41866Abstract: There is disclosed a semiconductor device having an MOS gate for reducing variations in threshold voltage (Vth) with time wherein a surface protective film is not formed in a device area including channels but only in a device peripheral area, thereby reducing the amount of hydrogen atoms migrating to a silicon-silicon oxide interface in a cell area and, accordingly, reducing the number of Si—H chemical bonds at the interface.Type: GrantFiled: June 27, 2001Date of Patent: October 26, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Mitsuhiro Yano, Kouichi Mochizuki