With Semiconductor Element Forming Part (e.g., Base, Of Housing) Patents (Class 257/684)
  • Patent number: 7644490
    Abstract: A method of forming an actuator and a relay using a micro-electromechanical (MEMS)-based process is disclosed. The method first forms the lower sections of a square copper coil, and then forms an actuation member that includes a core section and a horizontally adjacent floating cantilever section. The core section, which lies directly over the lower coil sections, is electrically isolated from the lower coil sections. The method next forms the side and upper sections of the coil, along with first and second electrodes that are separated by a switch gap. The first electrode lies directly over an end of the core section, while the second electrode lies directly over an end of the floating cantilever section.
    Type: Grant
    Filed: May 25, 2007
    Date of Patent: January 12, 2010
    Assignee: National Semiconductor Corporation
    Inventors: Trevor Niblock, Peter Johnson
  • Patent number: 7642629
    Abstract: An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and an active surface formed on the first generally planar surface, at least one chip scale packaging layer formed over the active surface and at least one electrical contact formed over the at least one chip scale packaging layer, the at least one electrical contact being connected to circuitry on the active surface by at least one pad formed on the first generally planar surface.
    Type: Grant
    Filed: August 13, 2007
    Date of Patent: January 5, 2010
    Assignee: Tessera Technologies Hungary Kft.
    Inventors: Gil Zilber, Reuven Katraro, Julia Aksenton, Vage Oganesian
  • Publication number: 20090321903
    Abstract: This invention is directed to offer a semiconductor device in which a cavity space is easily provided in a specific region when a supporting member is bonded to a semiconductor substrate through an adhesive layer, and its manufacturing method. A resist layer is applied to an entire top surface of the semiconductor substrate 2, and exposure to transfer a pattern is performed. By subsequent development and selective removal of the resist layer, the resist layer is formed into a shape of a plurality of columnar structures 4. Then, an adhesive material made of an epoxy resin or the like is applied to the entire top surface of the semiconductor substrate 2. The adhesive material is gathered around the columnar structures 4 by itself to form an adhesive layer 5. Therefore, in contrast, the adhesive layer 5 does not deposit in a region where the cavity is to be formed. Then, the supporting member 6 is bonded through the columnar structures 4 and the adhesive layer 5.
    Type: Application
    Filed: August 22, 2007
    Publication date: December 31, 2009
    Applicants: SANYO ELECTRIC CO., LTD., SANYO SEMICONDUCTOR CO., LTD.
    Inventors: Hiroyuki Shinogi, Katsuhiko Kitagawa, Kazuo Okada, Hiroshi Yamada
  • Publication number: 20090321904
    Abstract: The present invention provides a semiconductor device, including: a semiconductor substrate having a circuit formed thereon; a mounting substrate cemented to a rear face of the semiconductor substrate; a plurality of pads arranged in a linearly juxtaposed relationship with each other in a direction perpendicular to a peripheral edge side of the semiconductor substrate which is nearest to the pads on a main face of the semiconductor substrate and electrically connected to the circuit in a corresponding relationship to a signal, a power supply voltage and a reference signal; a plurality of wires individually cemented at one end thereof to the pads; and a plurality of wire cemented elements formed on the mounting substrate and cemented to the other end of the wires.
    Type: Application
    Filed: May 13, 2009
    Publication date: December 31, 2009
    Applicant: Sony Corporation
    Inventor: Yuji Tanaka
  • Patent number: 7635910
    Abstract: A semiconductor package is disclosed. In one embodiment, the semiconductor package includes a leadframe including a chip position and a plurality of leadfingers. Each leadfinger includes a cutout in an inner edge providing a chip recess. The semiconductor package further includes a semiconductor chip located in the chip recess. The semiconductor chip has an active surface with a plurality of chip contact pads on each of which an electrically conductive bump is disposed. The inner portions of the leadfingers protrude into the chip position and are electrically connected to the chip contact pads by electrically conductive bumps.
    Type: Grant
    Filed: January 20, 2005
    Date of Patent: December 22, 2009
    Assignee: Infineon Technologies AG
    Inventors: Richard Mangapul Sinaga, Najib Khan Surattee, Mohamad Yazid
  • Patent number: 7629674
    Abstract: A shielded package includes a shield assembly having a shield fence, a shield lid, and a shield lid adhesive electrically coupling the shield lid to the shield fence. The shield fence includes a porous sidewall through which molding compound passes during molding of the shielded package. Further, the shield fence includes a central aperture through which an electronic component is die attached and wire bonded.
    Type: Grant
    Filed: November 17, 2004
    Date of Patent: December 8, 2009
    Assignee: Amkor Technology, Inc.
    Inventor: Donald Craig Foster
  • Patent number: 7622750
    Abstract: An optical device package comprises: a metal frame including a substrate and a rectangular die pad portion integrally connected to the substrate, wherein the substrate is a metal plate, and the die pad portion is bent from the substrate such that the die pad portion extends from the substrate at an angle of 90 degrees; signal lead pins extend in the opposite direction from the die pad portion relative to the substrate such that the first lead pins intersect the principal surfaces of the substrate at a right angle and are spaced apart from the metal frame; and a molded resin member including a plate-like resin base extending across and in close contact with one of the principal surfaces of the substrate, wherein the signal lead pins protrude from a surface of the resin base; surfaces of the signal lead pins are covered with the molded resin member; and the metal frame and the signal lead pins are secured in place by the molded resin member.
    Type: Grant
    Filed: March 15, 2007
    Date of Patent: November 24, 2009
    Assignee: Mitsubishi Electric Corporation
    Inventors: Junji Fujino, Hideyuki Tanaka, Kenzo Mori
  • Patent number: 7615274
    Abstract: This describes a procedure for replicative fabrication and packaging of at least one microstructured molded part as one magazine/molded part composite as well as a magazine with at least one microstructured molded part as one magazine/molded part composite. The first step covers fabrication of at least one microstructured molded part using an initially closed tool which consists of at least one first and one second tool half. In the second step, both tool halves are opened, whereby the molded part remains in the first tool half. In the third step, at least the second tool half is replaced with at least one additional tool half. In the fourth step, the replicative fabrication of the magazine is carried out using the first tool half containing the molded part and the additional tool half. Finally in the fifth step, magazine and molded part are demolded simultaneously as one magazine/molded part composite.
    Type: Grant
    Filed: March 8, 2007
    Date of Patent: November 10, 2009
    Assignee: Institut fur Mikrotechnik Mainz GmbH
    Inventors: Wolfgang Ehrfeld, Lutz Weber
  • Publication number: 20090267204
    Abstract: In one embodiment, an edge seal region of a semiconductor die is formed by forming a first dielectric layer on a surface of a semiconductor substrate near an edge of the semiconductor die and extending across into a scribe grid region of the semiconductor substrate. Another dielectric layer is formed overlying the first dielectric layer. An opening is formed through the first and second dielectric layers. The second dielectric layer is used as a mask for forming a doped region on the semiconductor substrate through the opening. A metal is formed that electrically contacts the doped region and an exterior edge of the first dielectric layer within the opening.
    Type: Application
    Filed: July 8, 2009
    Publication date: October 29, 2009
    Inventors: Gordon M. Grivna, Shanghui L. Tu
  • Patent number: 7608922
    Abstract: A miniaturized semiconductor device has a package substrate, a semiconductor chip mounted on the main surface of the package substrate and having plural LNAs each for amplifying a signal, an RF VCO for converting the frequency of the signal supplied from each LNA, and an IF VCO for converting the frequency of a signal supplied from a baseband. A plurality of ball electrodes are provided on the back surface of the package substrate. The package substrate is provided with a first common GND wire for supplying a GND potential to each of the LNAs, with a second common GND wire for supplying the GND potential to the RF VCO, and with a third common GND wire for supplying the GND potential to the IF VCO. The first, second, and third common GND wires are separated from each other.
    Type: Grant
    Filed: May 27, 2005
    Date of Patent: October 27, 2009
    Assignee: Renesas Technology Corp.
    Inventors: Tadatoshi Danno, Toru Nagamine, Hiroshi Mori, Tsukasa Ichinose
  • Patent number: 7608918
    Abstract: A semiconductor device is provided which comprises a heat-radiative support plate 5; and first and second semiconductor elements 1 and 2 mounted and layered on support plate 5 for alternate switching of first and second semiconductor elements 1 and 2. The arrangement of piling and securing first and second semiconductor elements 1 and 2 on support plate 5 improves integration degree of semiconductor elements 1 and 2, and reduces the occupation area on support plate 5. Alternate switching of first and second semiconductor elements 1 and 2 controls heat produced from first and second semiconductor elements 1 and 2 because one of first and second semiconductor elements 1 and 2 is turned on, while the other is turned off.
    Type: Grant
    Filed: May 27, 2004
    Date of Patent: October 27, 2009
    Assignee: Sanken Electric Co., Ltd.
    Inventor: Masaki Kanazawa
  • Patent number: 7598604
    Abstract: A first semiconductor element and a second semiconductor element each have an electrode forming surface with an electrode pad thereon. The first semiconductor element and the second semiconductor element are stacked to expose each electrode pad and bonded while facing the electrode forming surfaces each other. The electrode pads of the first and second semiconductor elements are connected to the first and second connection terminals via bonding wires. A metal circuit board including the first and second connection terminals, and the first and second semiconductor elements are sealed by a sealing material such that parts of the respective connection terminals expose.
    Type: Grant
    Filed: October 19, 2006
    Date of Patent: October 6, 2009
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Ryoji Matsushima
  • Patent number: 7598534
    Abstract: An elongated light source (50) comprises a subassembly (51) including a base (54), a light engine (10) positioned in mounting means (56) formed with the base; a light guide (58) positioned in spaced apart supports (57), and a cover (62) fixed to the base (54). The light engine (10) comprises a thermally conductive substrate (12) having a dielectric (14) on one side thereof; upper and lower lens guards, (16, 18), respectively, positioned near one end (20) of the substrate (12); at least one LED (22) mounted on the substrate between the lens guards (16, 18); and electrical conductors (24, 26) mounted upon the substrate at another end (28) thereof for supplying power to the LED (22).
    Type: Grant
    Filed: August 21, 2006
    Date of Patent: October 6, 2009
    Assignee: Osram Sylvania Inc.
    Inventors: Michael J. Swantner, Douglas G. Seymour
  • Patent number: 7598125
    Abstract: A cap wafer with cavities is etched through areas not covered by a patterned photoresist to form a plurality of openings. The cap wafer is bonded to a transparent wafer at the surface having the cavities and is segmented around the cavities to form a plurality of cap structures. The cap structures are hermetically sealed to a device wafer to form hermetic windows over devices and pads located on the device wafer.
    Type: Grant
    Filed: June 26, 2006
    Date of Patent: October 6, 2009
    Assignee: Touch Micro-System Technology Inc.
    Inventors: Shih-Feng Shao, Ming-Yen Chiu
  • Publication number: 20090224387
    Abstract: The semiconductor chip 1 has a semiconductor substrate 10. In the present embodiment, the semiconductor substrate 10, which is an SOI substrate, is constituted by comprising a support substrate 12, an insulating layer 14 formed on the support substrate 12 with a layered structure, and a silicon layer 16 formed on the insulating layer 14 with the layered structure. The semiconductor substrate 10 has a circuit forming region A1 provided in the silicon layer 16. An insulating region 18 is provided on the semiconductor substrate 10. The insulating region 18 is provided so as to surround the entire side face of the circuit forming region A1.
    Type: Application
    Filed: May 15, 2009
    Publication date: September 10, 2009
    Applicant: NEC Electronics Corporation
    Inventors: Masaya KAWANO, Tsutomu TASHIRO, Yoichiro KURITA
  • Patent number: 7586188
    Abstract: A chip package includes a coreless package substrate and a chip. The coreless package substrate includes an interconnection structure and a ceramic stiffener. The interconnection structure has a first inner circuit, a carrying surface and a corresponding contact surface. The first inner circuit has multiple contact pads disposed on the contact surface. The ceramic stiffener is disposed on the carrying surface and has a first opening. In addition, the chip is disposed on the carrying surface and within the first opening and electrically connected to at least one of the contact pads.
    Type: Grant
    Filed: August 24, 2006
    Date of Patent: September 8, 2009
    Assignee: VIA Technologies, Inc.
    Inventor: Wen-Yuan Chang
  • Patent number: 7586181
    Abstract: A semiconductor device and method has trenches for raising reliability. An electrode pad, with a protective film and an interlayer film which form an opening on top, are on a substrate. A rewiring pattern in contact with the electrode pad at this opening is on top of the interlayer film. A trench is etched outside the rewiring pattern. A bump is formed on top of the rewiring pattern. The rewiring pattern and the trench are covered by a sealing film that that exposes the upper end of the bump. An external terminal is formed on top of the bump. The trenches increase contact area and adhesion between the covering film and the sealing film. The rougher the surface of the trench the better the adhesion, which makes the sealing film stick better and the semiconductor device more reliable.
    Type: Grant
    Filed: December 31, 2002
    Date of Patent: September 8, 2009
    Assignee: OKI Semiconductor Co., Ltd.
    Inventor: Hidekazu Kikuchi
  • Patent number: 7582969
    Abstract: A hermetic interconnect is fabricated on a substrate by forming a stud of conductive material over a metallization layer, and then overcoating the stud of conductive material and the metallization layer with a layer of compliant dielectric material. In one embodiment, the layer of compliant dielectric material is low Young's modulus silicon dioxide, formed by sputter-deposition at low temperature, in a low pressure argon atmosphere. The interconnect may provide electrical access to a micromechanical device, which is enclosed with a capping wafer hermetically sealed to the substrate with an AuInx alloy bond.
    Type: Grant
    Filed: August 26, 2005
    Date of Patent: September 1, 2009
    Assignee: Innovative Micro Technology
    Inventors: Gregory A. Carlson, Jeffery F. Summers
  • Patent number: 7579680
    Abstract: A package system for integrated circuit (IC) chips and a method for making such a package system. The method uses a solder-ball flip-chip method for connecting the IC chips onto a lead frame that has pre-formed gull-wing leads only on the source/gate side of the chip. A boschman molding technique is used for the encapsulation process, leaving exposed land and die bottoms for a direct connection to a circuit board. The resulting packaged IC chip has the source of the chip directly connected to the lead frame by solder balls. As well, the drain and gate of the chip are directly mounted to the circuit board without the need for leads from the drain side of the chip.
    Type: Grant
    Filed: August 24, 2007
    Date of Patent: August 25, 2009
    Assignee: Fairchild Semiconductor Corporation
    Inventors: David Chong, Hun Kwang Lee
  • Patent number: 7579683
    Abstract: A semiconductor die includes a plurality of interconnection pads for connecting with a memory die. The two dies are packaged together in a stacked manner. The plurality of pads are disposed so that the circuit layout of the semiconductor die is invariable with respect to the size of the memory die within a given range of sizes.
    Type: Grant
    Filed: September 3, 2004
    Date of Patent: August 25, 2009
    Assignee: National Semiconductor Corporation
    Inventors: Ohad Falik, Aviv Melinovitch
  • Patent number: 7573125
    Abstract: Methods for reducing stress in microelectronic devices and microelectronic devices formed using such methods are disclosed herein. One such device can include a first support member, a second support member, and a microelectronic die positioned between the first support member and the second support member such that the second support member at least approximately completely covers a surface of the die. The die is in intimate contact with both the first support member and the second support member and electrically coupled to at least one of the first support member and the second support member. The device further includes a fill material between the first and second support members and at least partially encapsulating the die. The second support member has structural material characteristics that are closer to those of the first support member than to the structural material characteristics of the fill material.
    Type: Grant
    Filed: June 14, 2005
    Date of Patent: August 11, 2009
    Assignee: Micron Technology, Inc.
    Inventor: Blaine Thurgood
  • Patent number: 7569920
    Abstract: An electronic component includes a vertical semiconductor power transistor and a further semiconductor device arranged on the transistor to form a stack. The first vertical semiconductor power transistor has a semiconductor body having a first side and a second side and device structures, at least one first electrode positioned on the first side and at least one second electrode positioned on the second side. The semiconductor body further has at least one electrically conductive via. The via extends from the first side to the second side of the semiconductor body and is galvanically isolated from the device structures of the semiconductor body and from the first electrode and the second electrode.
    Type: Grant
    Filed: May 10, 2006
    Date of Patent: August 4, 2009
    Assignee: Infineon Technologies AG
    Inventors: Ralf Otremba, Klaus Schiess
  • Publication number: 20090174050
    Abstract: A method of (and heat spreader for) dissipating heat from a heat source, includes providing a plurality of heat flux paths from the heat source, to remove the heat from the heat source.
    Type: Application
    Filed: January 7, 2008
    Publication date: July 9, 2009
    Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Kerry BERNSTEIN, Sri M. Sri-Jayantha
  • Patent number: 7554179
    Abstract: A multi-leadframe semiconductor package and method of manufacture includes a first leadframe having a die pad and a plurality of contact leads around the periphery of the die pad. A die is attached to the die pad and electrically connected to the plurality of contact leads. A heat spreader leadframe having a heat spreader and a plurality of terminal leads around the periphery of the heat spreader is provided. The die pad is attached to the heat spreader, and the plurality of contact leads is attached to the plurality of terminal leads.
    Type: Grant
    Filed: February 7, 2005
    Date of Patent: June 30, 2009
    Assignee: Stats Chippac Ltd.
    Inventors: Il Kwon Shim, Seng Guan Chow, Jeffrey D. Punzalan, Pandi Chelvam Marimuthu
  • Patent number: 7550812
    Abstract: Example embodiments may provide a camera module including a high-resolution lens member and/or an image sensor chip that may be integrally formed, and a method of fabricating a camera module. Example embodiment camera modules may include a semiconductor package including an image sensor chip. A transparent substrate may include an upper plate portion and/or a supporting portion defined by a cavity under the upper plate portion, and the supporting portion may be attached on the semiconductor package. The upper plate portion may be spaced from the semiconductor package by the supporting portion. A lens member may be attached to the upper plate portion of the transparent substrate. A stop member may be formed on a top side of the transparent substrate and may expose a portion of the lens member.
    Type: Grant
    Filed: June 1, 2007
    Date of Patent: June 23, 2009
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Yung-cheol Kong
  • Publication number: 20090152581
    Abstract: [Problems] To provide a package for light emitting element accommodation that realizes enhanced reflectance without application of a metal plating onto a ceramic. [Means for Solving Problems] There is provided a package for light emitting element accommodation comprising ceramic substrate (2) having conductor mounting region (8) for mounting of light emitting element (1) on its upper surface; frame (4) of a light reflecting material containing 74.6 mass % or more of alumina whose average particle diameter after sintering is 2.5 ?m or less, the frame (4) disposed on an upper surface of the substrate (2) in such a fashion that internal circumferential surface (7) of through-hole (3) expands outward; and light emitting element (1) mounted on the conductor mounting region (8) of the substrate (2). Thus, the reflectance of the frame (4) is enhanced without application of a metal plating thereonto.
    Type: Application
    Filed: November 21, 2006
    Publication date: June 18, 2009
    Applicant: Nippon Carbide Industries Co., Inc.
    Inventors: Keiichi Kishimoto, Makoto Ida, Yoshiaki Teraishi
  • Patent number: 7535089
    Abstract: Methods and structures for monolithically integrating monocrystalline silicon and monocrystalline non-silicon materials and devices are provided. In one structure, a monolithically integrated semiconductor device structure comprises a silicon substrate and a first monocrystalline semiconductor layer disposed over the silicon substrate, wherein the first monocrystalline semiconductor layer has a lattice constant different from a lattice constant of relaxed silicon. The structure further includes an insulating layer disposed over the first monocrystalline semiconductor layer in a first region and a monocrystalline silicon layer disposed over the insulating layer in the first region. The structure includes at least one silicon-based electronic device including an element including at least a portion of the monocrystalline silicon layer.
    Type: Grant
    Filed: November 1, 2006
    Date of Patent: May 19, 2009
    Assignee: Massachusetts Institute of Technology
    Inventor: Eugene A. Fitzgerald
  • Patent number: 7535085
    Abstract: A semiconductor package having improved adhesiveness between the chip paddle and the package body and having improved ground-bonding of the chip paddle. A plurality of through-holes are formed in the chip paddle for increasing the bonding strength of encapsulation material in the package body. A plurality of tabs are formed in the chip paddle may also be used alone or in conjunction with the through-holes to further increase the bonding strength of the encapsulation material in the package body. The tabs provide additional area for the bonding site to ground wires from the semiconductor chip by increasing the length of the chip paddle.
    Type: Grant
    Filed: April 21, 2006
    Date of Patent: May 19, 2009
    Assignee: Amkor Technology, Inc.
    Inventor: Sung Sik Jang
  • Patent number: 7535087
    Abstract: By disposing a rear surface of a first island 12 and a top surface of a second island 13 so as to at least partially overlap each other, a first semiconductor chip on the first island and a second semiconductor chip on a rear surface of the second island are configured so as to overlap each other. Accordingly, a planar occupied area can be set smaller than planar areas of both of the chips. Moreover, thin metal wires to be connected to the second semiconductor chip 20 are extended to a back side. Consequently, a thickness of a semiconductor device can also be reduced.
    Type: Grant
    Filed: March 28, 2007
    Date of Patent: May 19, 2009
    Assignee: Sanyo Electric Co., Ltd.
    Inventors: Hideyuki Inotsume, Hirokazu Fukuda
  • Publication number: 20090121335
    Abstract: An integrated circuit package system comprising: providing a substrate having a cavity; sealing a package over the cavity of the substrate; and forming an encapsulant over the package and a portion of the substrate substantially preventing the encapsulant from forming in the cavity.
    Type: Application
    Filed: November 12, 2007
    Publication date: May 14, 2009
    Inventors: Zigmund Ramirez Camacho, Jairus Legaspi Pisigan, Abelardo Jr. Advincula, Lionel Chien Hui Tay
  • Patent number: 7528467
    Abstract: The present invention relates to an IC substrate provided with over voltage protection functions and thus, a plurality of over voltage protection devices are provided on a single substrate to protect an IC chip directly. According to the present invention, there is no need to install protection devices at respective I/O ports on a printed circuit board to prevent the IC devices from damage by surge pulses. Therefore, the costs to design circuits are reduced, the limited space is efficiently utilized, and unit costs to install respective protection devices are lowered down.
    Type: Grant
    Filed: February 28, 2006
    Date of Patent: May 5, 2009
    Assignee: Inpaq Technology Co., Ltd.
    Inventor: Chun-Yuan Lee
  • Patent number: 7528472
    Abstract: A chip package mechanism. A substrate is disposed in a receiving chamber of a base. A chip is disposed on a target surface of the substrate. A plurality of supporting elements is disposed on the target surface and surrounds the chip. A gap for receiving the chip is created in the receiving chamber and between the target surface and the base by means of the supporting elements. A barricade is disposed in the gap to separate glue filled in the receiving chamber from contacting the chip. Outside water and particles cannot enter the chip package mechanism. The chip thus has a prolonged lifespan after packaged in the chip package mechanism.
    Type: Grant
    Filed: November 17, 2005
    Date of Patent: May 5, 2009
    Assignee: Delta Electronics, Inc.
    Inventors: Hsueh-Kuo Liao, Hsin-Chang Tsai, Tai-Kang Shing
  • Patent number: 7528469
    Abstract: Semiconductor equipment includes: a first lead frame having a first semiconductor device; a second lead frame having a second semiconductor device; a thermal resistor for preventing heat transfer from the first lead frame to the second lead frame; and a temperature sensitive device for detecting operational temperature of the first semiconductor device. The first lead frame is separated from the second lead frame by a predetermined distance. The thermal resistor is disposed in a clearance between the first lead frame and the second lead frame. The second semiconductor device controls to restrict operation of the first semiconductor device when the operational temperature of the first semiconductor device is higher than a predetermined temperature.
    Type: Grant
    Filed: June 2, 2005
    Date of Patent: May 5, 2009
    Assignee: Denso Corporation
    Inventors: Haruo Kawakita, Koji Ando
  • Patent number: 7524087
    Abstract: An exemplary embodiment of an optical device may include a lead frame with a plurality of leads and a reflector housing formed around the lead frame. The reflector housing includes a first end face and a second end face and a peripheral sidewall extending between the first end face and the second end face. The reflector housing includes a first pocket with a pocket opening in the first end face and a second pocket with a pocket opening in the second end face. At least one LED die is mounted in the first pocket of the reflector housing, and a light transmitting encapsulant is disposed in the first pocket and encapsulating the at least one LED die.
    Type: Grant
    Filed: November 16, 2007
    Date of Patent: April 28, 2009
    Assignee: Avago Technologies ECBU IP (Singapore) Pte. Ltd.
    Inventors: Abdul Karim Norfidathul Aizar, Chiau Jin Lee, Keat Chuan Ng, Kiam Soon Ong, Kheng Leng Tan
  • Publication number: 20090095974
    Abstract: A semiconductor package including a base body having a recessed portion for installing an electronic component on one surface, the recessed portion including an inner bottom surface, inclined surface and a shoulder part and a wiring pattern having one end positioned in the inner bottom surface of the recessed portion and the other end extending to an outside region of the recessed portion beyond the shoulder part of the recessed portion. The shoulder part of the recessed portion is a smoothly curved surface.
    Type: Application
    Filed: October 8, 2008
    Publication date: April 16, 2009
    Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.
    Inventors: Yuichi Taguchi, Akinori Shiraishi, Masahiro Sunohara, Kei Murayama, Hideaki Sakaguchi, Mitsutoshi Higashi
  • Patent number: 7518200
    Abstract: A semiconductor integrated circuit (IC) chip includes an IC chip body and a nano-structure-surface passivation film. The IC chip body has at least one surface. The nano-structure-surface passivation film is formed on the at least one surface. The nano-structure-surface passivation film including nano-particles and a carrier resin protects the IC chip body from encountering any external interference. The IC chip body further has a plurality of fingerprint sensing members for sensing a whole fingerprint or a partial fingerprint.
    Type: Grant
    Filed: March 22, 2007
    Date of Patent: April 14, 2009
    Assignee: EGIS Technology Inc.
    Inventors: Bruce C. S. Chou, Chen-Chih Fan
  • Patent number: 7511368
    Abstract: A surface mount electronic chip (10) is mounted on a holder (70) and electrically connected to holder terminals (74,76, 80) by the use of a carrier device (30). The carrier device has clips (36) mounted on walls of the carrier frame. The chip is merely pressed into a cavity (48) between inner tabs (44) of the chips. The carrier with the chip in place is merely pressed into a cradle (78) formed in the holder by the holder terminals, so outer tabs (46) of the clips press against the holder terminals.
    Type: Grant
    Filed: July 19, 2005
    Date of Patent: March 31, 2009
    Assignee: ITT Manufacturing Enterprises, Inc.
    Inventor: Peter Jordan
  • Patent number: 7511379
    Abstract: A surface mountable chip comprises a semiconductor substrate having IC devices formed thereon and also vertically exposed electrical contacts formed as part of the IC fabrication substrate. Metallization lines electrically connect the IC devices with the contacts. The inventor also contemplates wafers having electrical connection vias in place on the wafers in preparation as a product for further fabrication. A method embodiment of the invention describes methods of fabricating such surface mountable chips.
    Type: Grant
    Filed: March 23, 2006
    Date of Patent: March 31, 2009
    Assignee: National Semiconductor Corporation
    Inventor: D. Michael Flint, Jr.
  • Patent number: 7508057
    Abstract: An electronic component device of the present invention includes: a silicon package unit having a structure in which a through electrode provided to a silicon substrate while an electrode post connected to the through electrode is provided upright on an upper side of the silicon substrate; an electronic component mounted on the electrode post and having a connection terminal connected to the top end of the electrode post; and a cap package unit joined onto a periphery of the silicon package unit, and constructing a housing portion in which the electronic component is housed to be hermetically sealed.
    Type: Grant
    Filed: August 20, 2007
    Date of Patent: March 24, 2009
    Assignee: Shinko Electric Industries, Co., Ltd.
    Inventors: Akinori Shiraishi, Kei Murayama, Yuichi Taguchi, Masahiro Sunohara, Mitsutoshi Higashi
  • Patent number: 7504670
    Abstract: A semiconductor device includes: a substrate; a semiconductor element mounted on the substrate; a sealing structure for sealing the semiconductor element, the sealing structure being mounted on the substrate; and an adhesive for bonding the sealing structure and the substrate, wherein the sealing structure has a groove for storing the adhesive.
    Type: Grant
    Filed: June 7, 2006
    Date of Patent: March 17, 2009
    Assignee: Shinko Electric Industries Co., Ltd.
    Inventors: Satoshi Shiraishi, Yoichi Kazama
  • Patent number: 7491579
    Abstract: An SIP for performing a plurality of hard and soft functions comprises standard IC die and custom platforms mounted to a substrate. Die are identified for each standard hard function, such as memory, processing, I/O and other standard functions and one or more user-configurable base platforms are selected that, when configured, execute the custom soft functions. Optionally, the substrate is laminated to the die and the platforms are attached to the substrate. Testing is performed by defining the configured base platforms coupled to logic representing the die and their connections and performing placement and timing closure on the combination.
    Type: Grant
    Filed: March 14, 2005
    Date of Patent: February 17, 2009
    Assignee: LSI Corporation
    Inventors: Gary S. Delp, George Wayne Nation
  • Patent number: 7489021
    Abstract: An semiconductor device package (10) includes a semiconductor device (die) (12) and passive devices (14) electrically connected to a common lead frame (17). The lead frame (17) is formed from a stamped and/or etched metallic structure and includes a plurality of conductive leads (16) and a plurality of interposers (20). The passive devices (14) are electrically connected to the interposers (20), and I/O pads (22) on the die (12) are electrically connected to the leads (16). The die (12), passive devices (14), and lead frame (17) are encapsulated in a molding compound (28), which forms a package body (30). Bottom surfaces (38) of the leads (16) are exposed at a bottom face (34) of the package (10).
    Type: Grant
    Filed: February 17, 2004
    Date of Patent: February 10, 2009
    Assignee: Advanced Interconnect Technologies Limited
    Inventors: Frank J. Juskey, Daniel K. Lau, Lawrence R. Thompson
  • Patent number: 7489013
    Abstract: A semiconductor device. The device includes a substrate and an integrated circuit chip. The device also includes an electrically or thermally reactive layer located between a top surface of the substrate and a bottom surface of the integrated circuit chip, wherein the reactive layer is positioned such that detection of tampering causes the reactive layer to be electrically or thermally energized such that the semiconductor device is at least partially destroyed.
    Type: Grant
    Filed: October 17, 2005
    Date of Patent: February 10, 2009
    Assignee: Teledyne Technologies Incorporated
    Inventors: David E. Chubin, Cuong V. Pham, Colleen L. Khalifa, Randall David Buller
  • Publication number: 20090023244
    Abstract: A method for activating a getter at low temperature for encapsulation in a device cavity containing a microdevice comprises etching a passivation layer off the getter material while the device wafer and lid wafer are enclosed in a bonding chamber. A plasma etching process may be used, wherein by applying a large negative voltage to the lid wafer, a plasma is formed in the low pressure environment within the bonding chamber. The plasma then etches the passivation layer from the getter material, which is directly thereafter sealed within the device cavity of the microdevice, all within the etching/bonding chamber.
    Type: Application
    Filed: July 19, 2007
    Publication date: January 22, 2009
    Applicant: Innovative Micro Technology
    Inventors: John S. Foster, Jeffrey F. Summers
  • Patent number: 7466030
    Abstract: The semiconductor device uses an insulating resin that contains at least a resin anti-repellent for adjusting wettability of the insulating resin. The insulating resin is applied on a circuit board, and a semiconductor element is placed thereon and pressed against it. The applied pressure pushes out a portion of the insulating resin under the semiconductor element. This portion of the insulating resin combines with a portion of the insulating resin around the semiconductor element to form a resin fillet on the side surfaces of the semiconductor element.
    Type: Grant
    Filed: September 24, 2003
    Date of Patent: December 16, 2008
    Assignee: Sharp Kabushiki Kaisha
    Inventor: Toshiharu Seko
  • Patent number: 7464459
    Abstract: A method of forming an actuator and a relay using a micro-electromechanical (MEMS)-based process is disclosed. The method first forms the lower sections of a square copper coil, and then forms a magnetic core member. The magnetic core member, which lies directly over the lower coil sections, is electrically isolated from the lower coil sections. The method next forms the side and upper sections of the coil, followed by the formation of an overlying cantilevered magnetic flexible member. Switch electrodes, which are separated by a switch gap, can be formed on the magnetic core member and the magnetic flexible member, and closed and opened in response to the electromagnetic field that arises in response to a current in the coil.
    Type: Grant
    Filed: May 25, 2007
    Date of Patent: December 16, 2008
    Assignee: National Semiconductor Corporation
    Inventors: Trevor Niblock, Peter Johnson
  • Patent number: 7466019
    Abstract: The semi-conducting support comprises a graphite substrate having a front surface and a rear surface and at least a first stack arranged on the front surface of the substrate. The first stack successively comprises a single-crystal diamond layer, an electrically insulating oxide layer and a semi-conducting layer. The support can comprise a second stack arranged on the rear surface of the substrate and comprising the same succession of layers as the first stack or comprising a polymer material layer. A thermal connection passing through the first and/or second stacks and connecting the graphite substrate to an external surface of the support enables heat to be removed. The method can comprise production of the semi-conducting layer by molecular bonding of rectangular silicon strips onto the oxide layer.
    Type: Grant
    Filed: November 24, 2005
    Date of Patent: December 16, 2008
    Assignee: Commissariat A l'Energie Atomique
    Inventor: Simon Deleonibus
  • Patent number: 7466007
    Abstract: A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.
    Type: Grant
    Filed: September 17, 2007
    Date of Patent: December 16, 2008
    Assignee: Megica Corporation
    Inventors: Mou-Shiung Lin, Jin-Yuan Lee
  • Patent number: 7459838
    Abstract: A plasma display device includes a plasma display panel, a chassis base coupled to the plasma display panel, a drive circuit coupled to the chassis base, a flexible printed circuit (FPC) couples the drive circuit to electrodes of the plasma display panel. An integrated circuit (IC) is mounted on a film structured in the form of a tape carrier package (TCP), and coupled to the FPC. An epoxy resin deposited in a connecting region where the driver IC is connected to wiring of the FPC is formed with an uneven area that includes indentations and protrusions formed substantially uniformly.
    Type: Grant
    Filed: November 22, 2004
    Date of Patent: December 2, 2008
    Assignee: Samsung SDI Co., Ltd.
    Inventors: Ki-Jung Kim, Eun-Gon Kim
  • Publication number: 20080290490
    Abstract: A semiconductor device includes: a first substrate made of semiconductor and having first regions, which are insulated from each other and disposed in the first substrate; and a second substrate having electric conductivity and having second regions and insulation trenches. Each insulation trench penetrates the second substrate so that the second regions are insulated from each other. The first substrate provides a base substrate, and the second substrate provides a cap substrate. The second substrate is bonded to the first substrate so that a sealed space is provided between a predetermined surface region of the first substrate and the second substrate. The second regions include an extraction conductive region, which is coupled with a corresponding first region.
    Type: Application
    Filed: February 12, 2008
    Publication date: November 27, 2008
    Applicant: DENSO CORPORATION
    Inventors: Tetsuo Fujii, Kazuhiko Sugiura