Ball Shaped Patents (Class 257/738)
-
Publication number: 20140077372Abstract: Embodiments relate to a method for manufacturing a semiconductor device including at least one of: (1) Forming a lower electrode pattern on/over a substrate. (2) Forming a first interlayer insulating layer on/over the lower electrode pattern. (3) Forming a second interlayer insulating layer over the first interlayer insulating layer to include an intermediate electrode pattern. (4) Forming an upper electrode pattern over the second interlayer insulating layer. (5) Forming a third interlayer insulating layer over the upper electrode pattern. (6) Etching the first to third interlayer insulating layers to form a cavity which exposes a portion of the intermediate electrode pattern. (7) Forming a contact ball in the cavity.Type: ApplicationFiled: March 15, 2013Publication date: March 20, 2014Applicant: Dongbu HiTek Co., Ltd.Inventors: Sung Wook JOO, Chung Kyung Jung
-
Publication number: 20140077369Abstract: Packaging devices and packaging methods are disclosed. In some embodiments, a method of manufacturing a packaging device includes forming a plurality of through-substrate vias (TSVs) in an interposer substrate. The interposer substrate is recessed or a thickness of the plurality of TSVs is increased to expose portions of the plurality of TSVs. A conductive ball is coupled to the exposed portion of each of the plurality of TSVs.Type: ApplicationFiled: September 20, 2012Publication date: March 20, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Liang, Kai-Chiang Wu, Ming-che Ho, Yi-Wen Wu
-
Publication number: 20140077373Abstract: An inventive semiconductor device includes a semiconductor chip having a passivation film, and a sealing resin layer provided over the passivation film for sealing a front side of the semiconductor chip. The sealing resin layer extends to a side surface of the passivation film to cover the side surface.Type: ApplicationFiled: October 22, 2013Publication date: March 20, 2014Applicant: ROHM CO., LTD.Inventors: Osamu MIYATA, Masaki KASAI, Shingo HIGUCHI
-
Patent number: 8674506Abstract: Structures and methods to reduce maximum current density in a solder ball are disclosed. A method includes forming a contact pad in a last wiring level and forming a plurality of wires of the contact pad extending from side edges of the contact pad to respective ones of a plurality of vias. Each one of the plurality of wires has substantially the same electrical resistance.Type: GrantFiled: April 30, 2013Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Raschid J. Bezama, Timothy H. Daubenspeck, Gary LaFontant, Ian D. Melville, Ekta Misra, George J. Scott, Krystyna W. Semkow, Timothy D. Sullivan, Robin A. Susko, Thomas A. Wassick, Xiaojin Wei, Steven L. Wright
-
Patent number: 8674511Abstract: A technique for expanding an effective area in which a semiconductor structure required for a semiconductor device to function is desired. With the semiconductor device 2 of this invention, a pad 12 to be connected with a conductive wire 14 is sloping with respect to the surface of the semiconductor device 2 around the pad 12 and along a longitudinal direction of the conductive wire 14. Consequently, the length of the pad 12, when projecting the pad 12 onto the surface of the semiconductor device 2, can be shortened. As a result, the area of the pad region 10 can be reduced and the effective area for forming a semiconductor structure can be enlarged.Type: GrantFiled: October 5, 2012Date of Patent: March 18, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventor: Masaru Senoo
-
Patent number: 8674505Abstract: A ball grid array (BGA) includes a plurality of metal balls adapted for connection between an electrical circuit and a substrate. A first portion of the BGA contains a first group of the metal balls arranged according to a first pitch. A second portion of the BGA contains a second group of metal the balls arranged according to a second pitch that is less than the first pitch, to provide increased metal contact area and correspondingly enhanced thermal transfer capability.Type: GrantFiled: January 5, 2012Date of Patent: March 18, 2014Assignee: Texas Instruments IncorporatedInventors: Kenneth R. Rhyner, Peter Harper
-
Patent number: 8674232Abstract: A device-embedded flexible printed circuit board (FPCB) and a method of manufacturing the device-embedded FPCB are provided. The device-embedded FPCB includes: a first conductive layer; a first insulating layer which is disposed on the first conductive layer and includes at least one bump hole and at least one groove; a first plating layer which is formed in the at least one groove of the first insulating layer; and a device which includes at least one bump which is inserted into the at least one bump hole to be connected to the first conductive layer.Type: GrantFiled: May 26, 2011Date of Patent: March 18, 2014Assignee: Samsung Techwin Co., Ltd.Inventors: Yang-sik Cho, Sung-taik Hong, Gun-ho Wang
-
Patent number: 8674503Abstract: The present invention provides a circuit board including a substrate, at least one lead, at least one bump, and a solder layer. The lead is disposed on the substrate, and the bump is disposed on the lead. The solder layer covers the lead and the bump.Type: GrantFiled: October 5, 2011Date of Patent: March 18, 2014Assignee: Himax Technologies LimitedInventors: Pai-Sheng Cheng, Chia-Hui Wu
-
Publication number: 20140070413Abstract: Disclosed are a semiconductor device wherein warping of a semiconductor chip due to a sudden temperature change can be prevented without increasing the thickness, and a semiconductor device assembly. The semiconductor device comprises a semiconductor chip, a front side resin layer formed on the front surface of the semiconductor chip by using a first resin material, and a back side resin layer formed on the back surface of the semiconductor chip by using a second resin material having a higher thermal expansion coefficient than the first resin material. The back side resin layer is formed thinner than the front side resin layer.Type: ApplicationFiled: November 19, 2013Publication date: March 13, 2014Applicant: ROHM CO., LTD.Inventors: Masaki KASAI, Osamu MIYATA
-
Publication number: 20140070412Abstract: A method for manufacturing a semiconductor device includes forming a lower electrode pattern on a substrate, forming a first insulating layer on the lower electrode pattern, forming an upper electrode pattern on the first insulating layer, forming an etch blocking spacer at a side of the upper electrode pattern, forming a second insulating layer on the upper electrode pattern, etching the second insulating layer to form a cavity which exposes the etch blocking spacer, and forming a contact ball in the cavity.Type: ApplicationFiled: March 8, 2013Publication date: March 13, 2014Inventor: Ki Jun YUN
-
Publication number: 20140061908Abstract: A plastic ball grid array package having a reinforcement resin that may address the problem of delamination and cracks in a boundary region between a sealing resin and a substrate. The reinforcement resin is formed at an outer region of a sealing resin and has a height that is lower than that of the sealing resin. The reinforcement resin may be formed of the same material used to form the sealing resin and has a structure completely covering a first surface of the substrate. Accordingly, cracks and delamination defects of the semiconductor package may be reduced by absorbing stress that occurs by physical impact in a boundary region between the substrate and the sealing resin.Type: ApplicationFiled: September 6, 2013Publication date: March 6, 2014Applicant: SIGNETICS KOREA CO., LTDInventors: Hyo Jae YEE, Chang Young LEE, Myun Soo KIM
-
Publication number: 20140061906Abstract: A semiconductor structure includes a semiconductor substrate, a metal layer formed on the semiconductor substrate, a conductive pillar, and a solder ball. The conductive pillar is formed on and electrically connected with the metal layer, wherein the conductive pillar has a bearing surface and a horizontal sectional surface under the bearing surface, and the contact surface area of the bearing surface is larger than the area of the horizontal sectional surface. The solder ball is located on the conductive pillar and covers the bearing surface.Type: ApplicationFiled: April 22, 2013Publication date: March 6, 2014Applicant: CHIPMOS TECHNOLOGIES INC.Inventor: TSUNG JEN LIAO
-
Publication number: 20140061907Abstract: A semiconductor device includes a metal line and a metal pad formed at different integration levels of a semiconductor substrate, and an isolation layer by which the metal line and the metal pad are spaced apart from each other. The semiconductor device prevents short-circuiting between the metal pad and the metal line although the isolation layer is dislocated.Type: ApplicationFiled: July 19, 2013Publication date: March 6, 2014Applicant: SK Hynix IncInventors: Eun Hye KWAK, Ki Soo CHOI
-
Publication number: 20140061902Abstract: Embodiments of the present disclosure are directed towards techniques and configurations for surface treatment of an integrated circuit (IC) substrate. In one embodiment, an apparatus includes an integrated circuit substrate, an interconnect structure disposed on the integrated circuit substrate, the interconnect structure being configured to route electrical signals to or from the integrated circuit substrate and comprising a metal surface, and a protective layer disposed on the metal surface of the interconnect structure, the protective layer comprising a first functional group bonded with the metal surface and a second functional group bonded with the first functional group, wherein the second functional group is hydrophobic to inhibit contamination of the metal surface by hydrophilic materials and further inhibits oxidation of the metal surface. Other embodiments may be described and/or claimed.Type: ApplicationFiled: August 31, 2012Publication date: March 6, 2014Inventors: Suriyakala Ramalingam, Rajen S. Sidhu, Nisha Ananthakrishnan, Sivakumar Nagarajan, Wei Tan, Sandeep Razdan, Vipul V. Mehta
-
Publication number: 20140061905Abstract: Disclosed are photo sensitizers that include a polyol moiety covalently bonded to a fused aromatic moiety. Also disclosed is a method for improving UV laser ablation performance of a coating, such as a cationic UV curable coating, by incorporating an oxalyl-containing additive into the cationic UV curable or other coating. Oxalyl-containing sensitizers having the formula Q-O—C(O)—C(O)—O—R1 wherein Q represents a fused aromatic moiety and R1 is an alkyl or aryl group, are also disclosed, as are oxalyl-containing oxetane resins, oxalyl-containing polyester polyols, and cationic UV curable coating formulations that include oxalyl-containing additives.Type: ApplicationFiled: April 19, 2013Publication date: March 6, 2014Applicant: NDSU Research FoundationInventors: Dean C. Webster, Zhigang Chen
-
Publication number: 20140061904Abstract: A method of manufacturing a chip fan-out structure, said method includes forming a dry film with a predetermined pattern. Providing a chip wherein the distribution of the pad is corresponding to the dry film's predetermined pattern. Contacting the surface of the pad with the dry film. Forming a molding compound to encapsulate the chip, and removing the dry film to expose the pads.Type: ApplicationFiled: March 18, 2013Publication date: March 6, 2014Applicant: CHIPMOS TECHNOLOGIES INCInventor: Tsung Jen LIAO
-
Publication number: 20140061903Abstract: A method for manufacturing a package on package structure includes the steps of: providing a connection substrate comprising a main body and electrically conductive posts, the main body comprising a first surface and an opposite second surface, each electrically conductive post passing through the first and second surfaces, and each end of the two ends of the electrically conductive post protruding from the main body; arranging a first package device on a side of the first surface of the connection substrate, arranging a package adhesive on a side of the second surface of the connection substrate, thereby obtaining a semi-finished package on package structure; and arranging a second package device on a side of the package adhesive furthest from the first package device, thereby obtaining a package on package structure.Type: ApplicationFiled: February 26, 2013Publication date: March 6, 2014Applicants: Zhen Ding Technology Co., Ltd., HongQiSheng Precision Electronics (QinHuangDao) Co.,Ltd.Inventors: CHIEN-CHIH CHEN, HONG-XIA SHI, SHIH-PING HSU
-
Patent number: 8664773Abstract: A manufacturing method for a mounting structure of a semiconductor package component, including: applying a first adhesive with viscosity ?1 and a thixotropy index T1 at a position on the substrate, which is on an outer side of the mounted semiconductor package component; applying, on the first adhesive, a second adhesive with viscosity ?2 and a thixotropy index T2 so that the second adhesive gets in contact with an outer periphery part of the semiconductor package component; and forming, through a subsequent reflow process, a first adhesive part of the hardened first adhesive and a second adhesive part of the hardened second adhesive, wherein the first and second adhesives satisfy 30??2??1?300 (Pa·s) and 3?T2?T1?7, and sectional area S1 of the first adhesive part and sectional area S2 of the second adhesive part with respect to a direction perpendicular to a mounting surface of the substrate satisfy a relation S1?S2.Type: GrantFiled: May 22, 2012Date of Patent: March 4, 2014Assignee: Panasonic CorporationInventors: Atsushi Yamaguchi, Hideyuki Tsujimura, Hiroe Kowada, Ryo Kuwabara, Naomichi Ohashi
-
Patent number: 8664768Abstract: A structure includes a substrate having a plurality of balls, a semiconductor chip, and an interposer electrically connecting the substrate and the semiconductor chip. The interposer includes a first side, a second side opposite the first side, at least one first exclusion zone extending through the interposer above each ball of the plurality of balls, at least one active through via extending from the first side of the interposer to the second side of the interposer, wherein the at least one active through via is formed outside the at least one first exclusion zone and wherein no active through vias are formed within the at least one first exclusion zone, and at least one dummy through via extending from the first side of the interposer to the second side of the interposer, wherein the at least one dummy through via is formed within the at least one first exclusion zone.Type: GrantFiled: May 3, 2012Date of Patent: March 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Wei Liang, Kai-Chiang Wu, Ming-Kai Liu, Chia-Chun Miao, Chun-Lin Lu
-
Patent number: 8664760Abstract: A device includes a top dielectric layer having a top surface. A metal pillar has a portion over the top surface of the top dielectric layer. A non-wetting layer is formed on a sidewall of the metal pillar, wherein the non-wetting layer is not wettable to the molten solder. A solder region is disposed over and electrically coupled to the metal pillar.Type: GrantFiled: January 4, 2012Date of Patent: March 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Shin-Puu Jeng, Shang-Yun Hou, Cheng-Chieh Hsieh, Kuo-Ching Hsu, Ying-Ching Shih, Po-Hao Tsai, Chin-Fu Kao, Cheng-Lin Huang, Jing-Cheng Lin
-
Patent number: 8664750Abstract: A semiconductor substrate including a carrier, a first conductive layer and a second conductive layer is disclosed. The carrier has a first surface, a second surface, and a concave portion used for receiving a semiconductor element. The first conductive layer is embedded in the first surface and forms a plurality of electric-isolated package traces. The second conductive layer is embedded in the second surface and electrically connected to the first conductive layer. The semiconductor substrate can be applied to a semiconductor package for carrying a semiconductor chip, and combined with a filling structure for fixing the chip. Furthermore, a plurality of the semiconductor substrates can be stacked and connected via adhesive layers, so as to form a semiconductor device with a complicated structure.Type: GrantFiled: November 17, 2009Date of Patent: March 4, 2014Assignee: Advanpack Solutions Pte. Ltd.Inventors: Shoa Siong Lim, Kian Hock Lim
-
Patent number: 8664666Abstract: A thin stacked semiconductor device has a plurality of circuits that are laminated and formed sequentially in a specified pattern to form a multilayer wiring part. At the stage for forming the multilayer wiring part, a filling electrode is formed on the semiconductor substrate such that the surface is covered with an insulating film, a post electrode is formed on specified wiring at the multilayer wiring part, a first insulating layer is formed on one surface of the semiconductor substrate, the surface of the first insulating layer is removed by a specified thickness to expose the post electrode, and the other surface of the semiconductor substrate is ground to expose the filling electrode and to form a through-type electrode. A second insulating layer if formed on one surface of the semiconductor substrate while exposing the forward end of the through-type electrode, and bump electrodes are formed on both electrodes.Type: GrantFiled: April 25, 2011Date of Patent: March 4, 2014Assignee: Oki Semiconductor Co., Ltd.Inventor: Masamichi Ishihara
-
Patent number: 8664090Abstract: A method includes forming a first buildup dielectric layer on a wafer. The wafer includes electronic components delineated from one another by singulation streets. A singulation street exposure light trap layer is formed on the singulation streets. A second buildup dielectric layer is applied and patterned by being selectively exposed to an exposure light. The singulation street exposure light trap layer traps and diffuses the exposure light thus preventing the exposure light from being reflected to the portion of the second buildup dielectric layer above the singulation streets. In this manner, complete removal of the second buildup dielectric layer above the singulation streets is insured.Type: GrantFiled: April 16, 2012Date of Patent: March 4, 2014Inventors: Sundeep Nand Nangalia, Richard Raymond Green, Dean Alan Zehnder, Robert Lanzone
-
Patent number: 8664762Abstract: In one embodiment, a semiconductor package may include a semiconductor chip having a chip pad formed on a first surface thereof, a sealing member for sealing the semiconductor chip and exposing the first surface of the semiconductor chip, a conductive wiring overlying a part of the first surface of the semiconductor chip and directly contacting a part of an upper surface of the sealing member. The conductive wiring further contacts the pad. The semiconductor package may also include an encapsulant covering the conductive wiring and having openings for exposing parts of the conductive wiring.Type: GrantFiled: August 26, 2012Date of Patent: March 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-gi Lee, Sang-wook Park, Ji-seok Hong
-
Publication number: 20140054772Abstract: A semiconductor package includes a substrate and a plurality of semiconductor chips stacked on the substrate. Each of the semiconductor chips has a front surface, a rear surface opposite to the front surface, a sidewall surface connecting the front surface to the rear surface, a vertical through electrode extending from the front surface toward the rear surface with a predetermined depth, and a horizontal through electrode laterally extending from the sidewall surface to be connected to the vertical through electrode. At least one connection member is disposed on the sidewall surfaces of the semiconductor chips to connect the horizontal through electrodes of the semiconductor chips to each other. Related methods are also provided.Type: ApplicationFiled: December 18, 2012Publication date: February 27, 2014Applicant: SK HYNIX INC.Inventors: Jung Tae Jeong, Il Hwan Cho
-
Publication number: 20140054773Abstract: An electronic component built-in substrate, includes a lower wiring substrate, an electronic component mounted on the lower wiring substrate, an intermediate wiring substrate including an opening portion in which the electronic component is mounted, and arranged in a periphery of the electronic component, and connected to the lower wiring substrate via a first conductive ball, an upper wiring substrate arranged over the electronic component and the intermediate wiring substrate, and connected to the intermediate wiring substrate via a second conductive ball, and a resin filled into respective areas between the lower wiring substrate, the intermediate wiring substrate, and the upper wiring substrate, and sealing the electronic component, wherein the first conductive ball and the second conductive ball are arranged in displaced positions mutually.Type: ApplicationFiled: July 17, 2013Publication date: February 27, 2014Inventors: Nobuyuki KURASHIMA, Tetsuya KOYAMA, Hajime IIZUKA, Koichi TANAKA
-
Patent number: 8659138Abstract: A semiconductor package includes a substrate, a semiconductor chip disposed on the substrate, and a connection wiring connected electrically to the semiconductor chip. The semiconductor package further includes a sidewall formed of an insulator, an inner electrode formed on a first surface of the sidewall that faces the substrate, and a sidewall external electrode formed on a second surface of the sidewall different from the first surface. The inner electrode and the sidewall external electrode are connected electrically, and the inner electrode is connected to the connection wiring. With this configuration, it is possible to suppress the semiconductor package from being large due to an increase in the number of sidewall external electrodes formed on the side surfaces of the semiconductor package, and to shorten a connection distance between the semiconductor packages by connecting the sidewall external electrodes.Type: GrantFiled: August 31, 2012Date of Patent: February 25, 2014Assignee: Panasonic CorporationInventors: Shouichi Kobayashi, Hiroyuki Tanaka
-
Patent number: 8659161Abstract: A chip package includes a substrate having a positive feature, which is defined on a surface of the substrate and which protrudes above a region on the surface proximate to the positive feature. Furthermore, the chip package includes a mechanical reinforcement mechanism defined on the substrate proximate to the positive feature that increases a lateral shear strength of the positive feature relative to the substrate. In this way, the chip package may facilitate increased reliability of a multi-chip module (MCM) that includes the chip package.Type: GrantFiled: June 21, 2011Date of Patent: February 25, 2014Assignee: Oracle International CorporationInventors: Ashok V. Krishnamoorthy, Craig A. Stephen, John E. Cunningham, James G. Mitchell
-
Patent number: 8659145Abstract: A semiconductor device in which a flip chip is mounted which can change a potential of a specific terminal without changing a design of a package external. The semiconductor device includes an IC chip having a bump for an external terminal, and a package in which the IC chip is mounted. The package includes an inner lead portion that supplies a first signal or a second signal to the external terminal. The inner lead portion has a pattern of an inner lead that can change a signal to be supplied to the external terminal to the first signal or the second signal according to a position at which the IC chip is mounted.Type: GrantFiled: July 27, 2012Date of Patent: February 25, 2014Assignee: Renesas Electronics CorporationInventor: Azuma Araya
-
Patent number: 8659123Abstract: A die includes a substrate, a metal pad over the substrate, and a passivation layer that has a portion over the metal pad. A dummy pattern is disposed adjacent to the metal pad. The dummy pattern is level with, and is formed of a same material as, the metal pad. The dummy pattern forms at least a partial ring surrounding at least a third of the metal pad.Type: GrantFiled: September 28, 2011Date of Patent: February 25, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Chun Chuang, Chita Chuang, Chen-Cheng Kuo, Chen-Shien Chen
-
Patent number: 8659154Abstract: A semiconductor device includes a chip, at least one element electrically coupled to the chip, an adhesive at least partially covering the at least one element, and a mold material at least partially covering the chip and the adhesive.Type: GrantFiled: March 14, 2008Date of Patent: February 25, 2014Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Jens Pohl
-
Patent number: 8659170Abstract: A semiconductor device includes at least two conductive pads, one of the conductive pads being formed above another of the at least two conductive pads, and a redistribution layer extending from at least one of the conductive pads. The semiconductor device also includes a bump structure formed over the conductive pads and electrically coupled to the conductive pads.Type: GrantFiled: October 15, 2010Date of Patent: February 25, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Cheng Kuo, Tzuan-Horng Liu, Chen-Shien Chen
-
Patent number: 8659155Abstract: The mechanism of forming a metal bump structure described above resolves the delamination issues between a conductive layer on a substrate and a metal bump connected to the conductive layer. The conductive layer can be a metal pad, a post passivation interconnect (PPI) layer, or a top metal layer. By performing an in-situ deposition of a protective conductive layer over the conductive layer (or base conductive layer), the under bump metallurgy (UBM) layer of the metal bump adheres better to the conductive layer and reduces the occurrence of interfacial delamination. In some embodiments, a copper diffusion barrier sub-layer in the UBM layer can be removed. In some other embodiments, the UBM layer is not needed if the metal bump is deposited by a non-plating process and the metal bump is not made of copper.Type: GrantFiled: July 29, 2010Date of Patent: February 25, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Da Cheng, Wen-Hsiung Lu, Chih-Wei Lin, Ching-Wen Chen, Yi-Wen Wu, Chia-Tung Chang, Ming-Che Ho, Chung-Shi Liu
-
Patent number: 8658528Abstract: A bumping process includes providing a silicon substrate; forming a titanium-containing metal layer on silicon substrate, the titanium-containing metal layer comprises a plurality of first areas and a plurality of second areas; forming a first photoresist layer on titanium-containing metal layer; patterning the first photoresist layer to form a plurality of first opening slots; forming a plurality of copper bumps within first opening slots, said copper bump comprises a first top surface and a first ring surface; removing the first photoresist layer; forming a second photoresist layer on titanium-containing metal layer; patterning the second photoresist layer to form a plurality of second opening slots; forming a plurality of bump isolation layers at spaces, the first top surfaces and the first ring surfaces; forming a plurality of connective layers on bump isolation layers; removing the second photoresist layer, removing the second areas to form an under bump metallurgy layer.Type: GrantFiled: January 30, 2013Date of Patent: February 25, 2014Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Yie-Chuan Chiu, Lung-Hua Ho
-
Patent number: 8659172Abstract: A semiconductor device has a semiconductor die having a plurality of die bump pad and substrate having a plurality of conductive trace with an interconnect site. A solder mask patch is formed interstitially between the die bump pads or interconnect sites. A conductive bump material is deposited on the interconnect sites or die bump pads. The semiconductor die is mounted to the substrate so that the conductive bump material is disposed between the die bump pads and interconnect sites. The conductive bump material is reflowed without a solder mask around the die bump pad or interconnect site to form an interconnect structure between the semiconductor die and substrate. The solder mask patch confines the conductive bump material within the die bump pad or interconnect site. The interconnect structure can include a fusible portion and non-fusible portion. An encapsulant is deposited between the semiconductor die and substrate.Type: GrantFiled: December 9, 2010Date of Patent: February 25, 2014Assignee: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse
-
Publication number: 20140048934Abstract: A semiconductor device assembly includes a substrate having an area of the surface treated to form a surface roughness. A die is mounted on the substrate by a plurality of coupling members. An underfill substantially fills a gap disposed between the substrate and the die, wherein a fillet width of the underfill is substantially limited to the area of surface roughness.Type: ApplicationFiled: August 15, 2012Publication date: February 20, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Tse Chen, Jung Wei Cheng, Chun-Cheng Lin, Yu-Peng Tsai, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 8653668Abstract: A bonding structure and a copper bonding wire for semiconductor device include a ball-bonded portion formed by bonding to the aluminum electrode a ball formed on a front end of the copper bonding wire. After being heated at any temperature between 130° C. and 200° C., the ball-bonded portion exhibits a relative compound ratio R1 of 40-100%, the relative compound ratio R1 being a ratio of a thickness of a Cu—Al intermetallic compound to thicknesses of intermetallic compounds that are composed of Cu and Al and formed on a cross-sectional surface of the ball-bonded portion.Type: GrantFiled: February 3, 2011Date of Patent: February 18, 2014Assignees: Nippon Steel & Sumikin Materials Co., Ltd., Nippon Micrometal CorporationInventors: Tomohiro Uno, Takashi Yamada, Atsuo Ikeda
-
Patent number: 8653662Abstract: A structure and method for monitoring interlevel dielectric stress damage. The structure includes a monitor solder bump and normal solder bumps; a set of stacked interlevel dielectric layers between the substrate and the monitor solder bump and the normal solder bumps, one or more ultra-low K dielectric layers comprising an ultra-low K material having a dielectric constant of 2.4 or less; a monitor structure in a region directly under the monitor solder bump in the ultra-low K dielectric layers and wherein the conductor density in at least one ultra-low K dielectric layer in the region directly under the monitor solder bumps is less than a specified minimum density and the conductor density in corresponding regions of the ultra-low K dielectric layers directly under normal solder bumps is greater than the specified minimum density.Type: GrantFiled: May 2, 2012Date of Patent: February 18, 2014Assignee: International Business Machines CorporationInventors: Luke D. LaCroix, Mark Lamorey, Janak G. Patel, Peter Slota, Jr., David B. Stone
-
Patent number: 8653674Abstract: A redistribution pattern is formed on active surfaces of electronic components while still in wafer form. The redistribution pattern routes bond pads of the electronic components to redistribution pattern terminals on the active surfaces of the electronic components. The bond pads are routed to the redistribution pattern terminals while still in wafer form, which is a low cost and high throughput process, i.e., very efficient process.Type: GrantFiled: September 15, 2011Date of Patent: February 18, 2014Inventors: Robert Francis Darveaux, Brett Arnold Dunlap, Ronald Patrick Huemoeller
-
Patent number: 8653661Abstract: A package structure having an MEMS element is provided, which includes: a protection layer having openings formed therein; conductors formed in the openings, respectively; conductive pads formed on the protection layer and the conductors; a MEMS chip disposed on the conductive pads; and an encapsulant formed on the protection layer for encapsulating the MEMS chip. By disposing the MEMS chip directly on the protection layer to dispense with the need for a carrier, such as a wafer or a circuit board that would undesirably add to the thickness, the present invention reduces the overall thickness of the package to thereby achieve miniaturization.Type: GrantFiled: June 28, 2011Date of Patent: February 18, 2014Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Chun-Chi Ke, Shih-Kuang Chiu
-
Patent number: 8653658Abstract: The mechanisms for forming bump structures reduce variation of standoffs between chips and package substrates. By planarizing the solder layer on bump structures on chips and/or substrates after plating, the heights of bump structures are controlled to minimize variation due to within die and within wafer locations, pattern density, die size, and process variation. As a result, the standoffs between chips and substrates are controlled to be more uniform. Consequently, underfill quality is improved.Type: GrantFiled: November 30, 2011Date of Patent: February 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Po-Hao Tsai
-
Publication number: 20140042621Abstract: An embodiment is a package-on-package (PoP) device comprising a first package on a first substrate and a second package over the first package. A plurality of wire sticks disposed between the first package and the second package and the plurality of wire sticks couple the first package to the second package. Each of the plurality of wire sticks comprise a conductive wire of a first height affixed to a bond pad on the first substrate and each of the plurality of wire sticks is embedded in a solder joint.Type: ApplicationFiled: August 8, 2012Publication date: February 13, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Mirng-Ji Lii, Chien-Hsun Lee, Yung Ching Chen, Jiun Yi Wu
-
Publication number: 20140042623Abstract: An assembly has at least one integrated circuit (IC) die fixed in a medium. The assembly has a redistribution layer over the IC die. The redistribution layer has conductors connecting first pads on active faces of the IC die to second pads at an exposed surface of the assembly. A die unit is provided over the IC die. The die unit has a bottom die interconnected to a package substrate. Respective portions of the redistribution layer corresponding to each of the at least one IC die partially underlie the bottom die, and extend beyond the bottom die. The package substrate has contacts connected to the ones of the second pads corresponding to the at least one IC die.Type: ApplicationFiled: October 17, 2013Publication date: February 13, 2014Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Ding WANG, Chien-Hsun LEE
-
Publication number: 20140042622Abstract: A package-on-package (PoP) device including a substrate having an array of contact pads arranged around a periphery of the substrate, a logic chip mounted to the substrate inward of the array of contact pads, and non-solder bump structures mounted on less than an entirety of the contact pads available.Type: ApplicationFiled: August 10, 2012Publication date: February 13, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsai-Tsung Tsai, Chun-Cheng Lin, Ai-Tee Ang, Yi-Da Tsai, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 8648261Abstract: A printed circuit board comprises a circuit substrate, an electrically conductive cloth structure, and a shielding structure. The circuit substrate comprises a base layer, a grounded circuit layer, and a connecting pad formed on the grounded circuit layer. The cloth structure comprises an anisotropic conductive adhesive connected to the connecting pad, an insulating layer, and a metallic deposition layer arranged between the anisotropic conductive adhesive and the insulating layer. The shielding structure comprises a shielding metal layer, an adhesive matrix, and a number of electrically conductive particles electrically connected to the shielding metal layer. The insulating layer defines a number of through holes corresponding to the particles, the particles is arranged in the through holes respectively and electrically connected the metallic deposition layer and the shielding metal layer. A method for manufacturing the above PCB is also provided.Type: GrantFiled: May 27, 2011Date of Patent: February 11, 2014Assignees: FuKui Precision Component (Shenzhen) Co., Ltd., Zhen Ding Technology Co., Ltd.Inventor: Feng-Yan Huang
-
Patent number: 8648463Abstract: A multi-chip module (MCM) that includes at least two substrates, having facing surfaces, which are mechanically coupled by a set of coupling elements having a reflow characteristic, is described. One of the two substrates includes another set of coupling elements having another reflow characteristic, which is different than the reflow characteristic. These different reflow characteristics of the sets of coupling elements allow different temperature profiles to be used when bonding the two substrates to each other than when bonding the one of the two substrates to a carrier. For example, the temperature profiles may have different peak temperatures and/or different durations from one another. These reflow characteristics may facilitate low-cost, high-yield assembly and alignment of the substrates in the MCM, and may allow temperature-sensitive components to be included in the MCM.Type: GrantFiled: May 17, 2010Date of Patent: February 11, 2014Assignee: Oracle International CorporationInventors: Hiren D. Thacker, Jing Shi, John E. Cunningham, Ashok V. Krishnamoorthy
-
Patent number: 8648341Abstract: Methods and apparatuses for sharing test pads among function blocks under test within multiple layers of a die are disclosed. A semiconductor wafer comprises a first die and a second die separated by a scribe line. A first pad, a second pad, and a third pad are located in the scribe line. The test pads may be located within a die as well. The first pad and the second pad are used to test a first function block within a first layer, and the first pad and the third pad are used to test a second function block within a second layer of the first die. The shared first test pad are used to test multiple function blocks contained in different layers of the die. Therefore fewer test pads are needed which leads to reduced area for scribe lines in a wafer.Type: GrantFiled: February 23, 2012Date of Patent: February 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Yuan Yang, Jen-Pan Wang, Jiun-Jie Huang
-
Patent number: 8647978Abstract: A contiguous layer of graphene is formed on exposed sidewall surfaces and a topmost surface of a copper-containing structure that is present on a surface of a substrate. The presence of the contiguous layer of graphene on the copper-containing structure reduces copper oxidation and surface diffusion of copper ions and thus improves the electromigration resistance of the structure. These benefits can be obtained using graphene without increasing the resistance of copper-containing structure.Type: GrantFiled: July 18, 2012Date of Patent: February 11, 2014Assignee: International Business Machines CorporationInventors: John A. Ott, Ageeth A. Bol
-
Publication number: 20140035135Abstract: A solder bump structure for a ball grid array (BGA) includes at least one under bump metal (UBM) layer and a solder bump formed over the at least one UBM layer. The solder bump has a bump width and a bump height and the ratio of the bump height over the bump width is less than 1.Type: ApplicationFiled: August 10, 2012Publication date: February 6, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jung-Hua Chang, Cheng-Lin Huang, Jing-Cheng Lin
-
Publication number: 20140035136Abstract: Systems and methods for embedded tamper mesh protection are provided. The embedded tamper mesh includes a series of protection bond wires surrounding bond wires carrying sensitive signals. The protection bond wires are positioned to be vertically higher than the signal bond wires. The protection wires may be bonded to outer contacts on the substrate while the signal bond wires are bonded to inner contacts, thereby creating a bond wire cage around the signal wires. Methods and systems for providing package level protection are also provided. An exemplary secure package includes a substrate having multiple contacts surrounding a die disposed on an upper surface of the substrate. A mesh die including a series of mesh die pads is coupled to the upper surface of the die. Bond wires are coupled from the mesh die pads to contacts on the substrate thereby creating a bond wire cage surrounding the die.Type: ApplicationFiled: June 24, 2013Publication date: February 6, 2014Inventors: Mark BUER, Matthew Kaufmann