Solder Wettable Contact, Lead, Or Bond Patents (Class 257/779)
-
Patent number: 9704824Abstract: A semiconductor device includes a semiconductor die and an encapsulant deposited over and around the semiconductor die. A semiconductor wafer includes a plurality of semiconductor die and a base semiconductor material. A groove is formed in the base semiconductor material. The semiconductor wafer is singulated through the groove to separate the semiconductor die. The semiconductor die are disposed over a carrier with a distance of 500 micrometers (?m) or less between semiconductor die. The encapsulant covers a sidewall of the semiconductor die. A fan-in interconnect structure is formed over the semiconductor die while the encapsulant remains devoid of the fan-in interconnect structure. A portion of the encapsulant is removed from a non-active surface of the semiconductor die. The device is singulated through the encapsulant while leaving encapsulant disposed covering a sidewall of the semiconductor die. The encapsulant covering the sidewall includes a thickness of 50 ?m or less.Type: GrantFiled: November 2, 2013Date of Patent: July 11, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventors: Yaojian Lin, Pandi C. Marimuthu, Il Kwon Shim, Byung Joon Han
-
Patent number: 9659894Abstract: A device comprising a chip including a substrate defining one or more electronic devices and a printed circuit board electrically connected to the chip via one or more solder elements sandwiched between the chip and the printed circuit board, and the solder elements, and buffer layers having a Young's Modulus of 2.5 GPa or less.Type: GrantFiled: August 27, 2015Date of Patent: May 23, 2017Assignee: QUALCOMM TECHNOLOGIES INTERNATIONAL, LTD.Inventor: Simon Jonathan Stacey
-
Patent number: 9640466Abstract: A method of manufacturing a packaged semiconductor device includes patterning and plating silver nanoparticles in bonding areas of a lead frame, forming a hydrophilic group while oxidizing the silver nanoparticles, forming wire bonds on the silver nanoparticles, and encapsulating the wire bonds and the silver nanoparticles.Type: GrantFiled: February 24, 2016Date of Patent: May 2, 2017Assignee: NXP USA, Inc.Inventors: Varughese Mathew, Sheila Chopin
-
Patent number: 9576873Abstract: A method of manufacture of an integrated circuit packaging system includes: providing routable traces including a first routable trace with a top plate and a second routable trace; mounting an integrated circuit partially over a second routable trace; forming an encapsulation over and around the first routable trace and the integrated circuit; forming a hole through the encapsulation to the top plate; and forming a protective coat directly on the encapsulation with the first routable trace between and in contact with the protective coat and the encapsulation.Type: GrantFiled: December 14, 2011Date of Patent: February 21, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 9548280Abstract: A solder ball pad for mounting a solder ball of a semiconductor device for preventing delamination of an overlying dielectric layer, and particularly devices and methods providing improved solder ball pad structures in a device such as a semiconductor device package.Type: GrantFiled: April 2, 2014Date of Patent: January 17, 2017Assignee: NXP USA, INC.Inventors: Vijay Sarihan, Zhiwei Gong, Scott M. Hayes
-
Patent number: 9545013Abstract: A solder mask for flip chip interconnection has a common opening that spans a plurality of circuit elements. The solder mask allows confinement of the solder during the re-melt stage of interconnection, yet it is within common design rules for solder mask patterning. Also, a substrate for flip chip interconnection includes a substrate having the common opening that spans a plurality of circuit elements. Also, a flip chip package includes a substrate having a common opening that spans a plurality of circuit elements.Type: GrantFiled: August 28, 2012Date of Patent: January 10, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventor: Rajendra D. Pendse
-
Patent number: 9401308Abstract: Packaging devices, methods of manufacture thereof, and packaging methods are disclosed. In some embodiments, a packaging device includes a first substrate including a post passivation interconnect (PPI) structure including a PPI pad disposed thereon, and a second substrate including a contact pad disposed thereon. A conductive bump is coupled between the PPI pad and the contact pad. A molding material is disposed over portions of the PPI structure proximate the conductive bump. A top surface of the molding material contacts the conductive bump at a height of the conductive bump having a width C, and the contact pad has a width B. A ratio R of C:B comprises about 1.0 or greater.Type: GrantFiled: July 3, 2013Date of Patent: July 26, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Tsung-Yuan Yu
-
Patent number: 9373578Abstract: A semiconductor device has a substrate and first conductive pads formed over the substrate. An interconnect surface area of the first conductive pads is expanded by forming a plurality of recesses into the first conductive pads. The recesses can be an arrangement of concentric rings, arrangement of circular recesses, or arrangement of parallel linear trenches. Alternatively, the interconnect surface area of the first conductive pads is expanded by forming a second conductive pad over the first conductive pad. A semiconductor die has a plurality of interconnect structures formed over a surface of the semiconductor die. The semiconductor die is mounted to the substrate with the interconnect structures contacting the expanded interconnect surface area of the first conductive pads to increase bonding strength of the interconnect structure to the first conductive pads. A mold underfill material is deposited between the semiconductor die and substrate.Type: GrantFiled: February 27, 2014Date of Patent: June 21, 2016Assignee: STATS ChipPAC Pte. Ltd.Inventors: DaeSik Choi, OhHan Kim, SungWon Cho
-
Patent number: 9369066Abstract: The present invention concerns a MEMS device comprising an under bump metallization (4)—UBM—to contact the device via flip-chip bonding with a substrate. The UBM (4) is placed on the surface of the MEMS device and close to the corners of the surface. Further, the shape of the UBM (4) is adapted to the shape of the corners.Type: GrantFiled: February 10, 2011Date of Patent: June 14, 2016Assignee: EPCOS AGInventors: Leif Steen Johansen, Jan Tue Ravnkilde
-
Patent number: 9362134Abstract: A fabrication method of a chip package includes the following steps. A wafer structure having a wafer and a protection layer is provided. The first opening of the wafer is aligned with and communicated with the second opening of the protection layer. A first insulating layer having a first thickness is formed on a conductive pad exposed from the second opening, and a second insulating layer having a second thickness is formed on a first sidewall of the protection layer surrounding the second opening and a second sidewall of the wafer surrounding the first opening. The first and second insulating layers are etched, such that the first insulating layer is completely removed, and the second thickness of the second insulating layer is reduced.Type: GrantFiled: August 21, 2014Date of Patent: June 7, 2016Assignee: XINTEC INC.Inventor: Chia-Sheng Lin
-
Patent number: 9326372Abstract: A semiconductor device manufacturing method includes: a first-process for placing, on a first-substrate on which traces and first-electrodes are formed, each of the first-electrodes being connected to one of traces, a second-substrate in which through-holes corresponding to the first-electrodes and relay-members are disposed, each of the relay-members being formed of solder, penetrating through one of the through-holes, and projecting from both ends of the one of the through-holes, so that the first-electrodes are aligned with the through-holes in a plan view; a second-process for melting the relay-members so that the relay-members are connected to the first-electrodes, after the first-process; and a third-process for placing a semiconductor substrate on which a second-electrodes corresponding to the first-electrodes are formed on a side opposite to the first-substrate across the second-substrate, after the second-process, to connect the first-electrodes and the second-electrodes to each other via the relay-mType: GrantFiled: April 8, 2015Date of Patent: April 26, 2016Assignee: FUJITSU LIMITEDInventors: Mamoru Kurashina, Daisuke Mizutani
-
Patent number: 9324630Abstract: A cooling fin 9 is joined to a semiconductor element 1. A resin 10 encapsulates the semiconductor element 1. A portion of the cooling fin 9 projects from a lower surface of the resin 10. A cooler 11 has an opening 12. The cooling fin 9 projecting from the resin 10 is inserted in the opening 12 of the cooler 11. The lower surface of the resin 10 and the cooler 11 are joined to each other by a joining material 13 such as an adhesive. Therefore, a reduction in the number of component parts and a reduction in weight can be achieved, and compatibility between the heat conductivity and the strength of joining can be ensured.Type: GrantFiled: February 14, 2012Date of Patent: April 26, 2016Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Noboru Miyamoto, Masao Kikuchi
-
Patent number: 9312206Abstract: A semiconductor package includes a semiconductor die having an active face and dielectric layers disposed on the active face of the semiconductor die. At least one opening is formed through the dielectric layers and extends from a non-bond pad area of the active face to an exterior surface of the dielectric layers. An electrically conductive layer is formed in the opening and is in physical contact with the active face of the semiconductor die. A thermally conductive material fills the opening to form a thermal via for dissipating heat away from the semiconductor die.Type: GrantFiled: March 4, 2014Date of Patent: April 12, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Weng F. Yap, Scott M. Hayes
-
Patent number: 9281286Abstract: Microelectronic packages and methods for fabricating microelectronic packages having texturized solder pads, which can improve solder joint reliability, are provided. In one embodiment, the method includes forming a texturized dielectric region having a texture pattern, such as a hatch pattern, in an under-pad dielectric layer. A texturized solder pad is produced over the texturized dielectric region. The texturized solder pad has a solder contact surface to which the texture pattern is transferred such that the area of the solder contact surface is increased relative to a non-texturized solder pad of equivalent dimensions.Type: GrantFiled: August 27, 2014Date of Patent: March 8, 2016Assignee: FREESCALE SEMICONDUCTOR INC.Inventors: Weng F. Yap, Alan J. Magnus
-
Patent number: 9257333Abstract: Embodiments of the present disclosure include interconnect structures and methods of forming interconnect structures. An embodiment is an interconnect structure including a post-passivation interconnect (PPI) over a first substrate and a conductive connector on the PPI. The interconnect structure further includes a molding compound on a top surface of the PPI and surrounding a portion of the conductive connector, a top surface of the molding compound adjoining the conductive connector at an angle from about 10 degrees to about 60 degrees relative to a plane parallel with a major surface of the first substrate, the conductive connector having a first width at the adjoining top surface of the molding compound, and a second substrate over the conductive connector, the second substrate being mounted to the conductive connector.Type: GrantFiled: March 15, 2013Date of Patent: February 9, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Hsiung Lu, Hsuan-Ting Kuo, Tsung-Yuan Yu, Hsien-Wei Chen, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 9252049Abstract: A method for forming an interconnect structure includes forming a dielectric material layer on a semiconductor substrate. The dielectric material layer is patterned to form a plurality of vias therein. A first metal layer is formed on the dielectric material layer, wherein the first metal layer fills the plurality of vias. The first metal layer is planarized so that the top thereof is co-planar with the top of the dielectric material layer to form a plurality of first metal features. A stop layer is formed on top of each of the plurality of first metal features, wherein the stop layer stops a subsequent etch from etching into the plurality of the first metal features.Type: GrantFiled: March 6, 2013Date of Patent: February 2, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-Hsien Peng, Tsung-Min Huang, Hsiang-Huan Lee, Shau-Lin Shue
-
Patent number: 9209121Abstract: Various embodiments of an integrated device package are disclosed herein. The package may include a leadframe having a first side and a second side opposite the first side. The leadframe can include a plurality of leads surrounding a die mounting region. A first package lid may be mounted on the first side of the leadframe to form a first cavity, and a first integrated device die may be mounted on the first side of the leadframe within the first cavity. A second integrated device die can be mounted on the second side of the leadframe. At least one lead of the plurality of leads can provide electrical communication between the first integrated device die and the second integrated device die.Type: GrantFiled: February 1, 2013Date of Patent: December 8, 2015Assignee: ANALOG DEVICES, INC.Inventors: Thomas M. Goida, Xiaojie Xue
-
Patent number: 9196754Abstract: A chip package is disclosed. The package includes a semiconductor chip having a first surface and a second surface opposite thereto, at least one conductive pad adjacent to the first surface, and an opening extending toward the first surface from the second surface to expose the conductive pad. The caliber adjacent to the first surface is greater than that of the opening adjacent to the second surface. An insulating layer and a redistribution layer (RDL) are successively disposed on the second surface and extend to a sidewall and a bottom of the opening, in which the RDL is electrically connected to the conductive pad through the opening. A passivation layer covers the RDL and partially fills the opening to form a void between the passivation layer and the conductive pad in the opening. A fabrication method of the chip package is also disclosed.Type: GrantFiled: October 16, 2014Date of Patent: November 24, 2015Assignee: XINTEC INC.Inventor: Chia-Sheng Lin
-
Patent number: 9184144Abstract: Pillars having a directed compliance geometry are arranged to couple a semiconductor die to a substrate. The direction of maximum compliance of each pillar may be aligned with the direction of maximum stress caused by unequal thermal expansion and contraction of the semiconductor die and substrate. Pillars may be designed and constructed with various shapes having particular compliance characteristics and particular directions of maximum compliance. The shape and orientation of the pillars may be selected as a function of their location on a die to accommodate the direction and magnitude of stress at their location. A method includes fabricating pillars with particular shapes by patterning to increase surface of materials upon which the pillar is plated or deposited.Type: GrantFiled: July 21, 2011Date of Patent: November 10, 2015Assignee: QUALCOMM IncorporatedInventors: Zhongping Bao, James D. Burrell, Shiqun Gu
-
Patent number: 9177931Abstract: Embodiments of the present invention provide a semiconductor structure and method to reduce thermal energy transfer during chip-join processing. In certain embodiments, the semiconductor structure comprises a thermal insulating element formed under a first conductor. The semiconductor structure also comprises a solder bump formed over the first conductor. The semiconductor structure further comprises a second conductor formed on a side of the thermal insulating element and in electrical communication with the first conductor and a third conductor. The third conductor is formed to be in thermal or electrical communication with the thermal insulating element. The thermal insulating element includes thermal insulating material and the thermal insulating element is structured to reduce thermal energy transfer during a chip-join process from the solder bump to a metal level included in the semiconductor structure.Type: GrantFiled: February 27, 2014Date of Patent: November 3, 2015Assignee: GLOBALFOUNDRIES U.S. 2 LLCInventors: Stephen P. Ayotte, Sebastien Quesnel, Glen E. Richard, Timothy D. Sullivan, Timothy M. Sullivan
-
Patent number: 9171802Abstract: A semiconductor device includes a rectangular semiconductor element mounted on a substrate formed with an external input terminal, an external output terminal, and a plurality of wiring patterns connected to each of the external input terminal and the external output terminal. The semiconductor element includes, a plurality of first electrodes formed along a first edge of a surface thereof, a plurality of second electrodes formed along an edge opposite to the first edge of the surface, a plurality of third electrodes formed in the neighborhood of a functional block, and an internal wiring for connecting the first electrodes and the third electrodes. The substrate includes, a first wiring pattern for connecting the external input terminal and the first electrodes, a second wiring pattern for connecting the external output terminal and the second electrodes, and a third wiring pattern for connecting the first electrodes and the third electrodes.Type: GrantFiled: February 21, 2014Date of Patent: October 27, 2015Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Akira Nakayama
-
Patent number: 9123704Abstract: According to one embodiment, a semiconductor device includes a semiconductor element, an interconnection layer, and a bonding layer. The interconnection layer includes Cu. The bonding layer includes a first alloy that is an alloy of Cu and a first metal other than Cu between the semiconductor element and the interconnection layer. A melting point of the first alloy is higher than a melting point of the first metal.Type: GrantFiled: March 11, 2014Date of Patent: September 1, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yo Sasaki, Yuuji Hisazato, Kazuya Kodani, Atsushi Yamamoto, Hitoshi Matsumura
-
Patent number: 9117801Abstract: A method for manufacturing semiconductor devices includes providing a stack having a semiconductor wafer and a glass substrate with openings and at least one trench attached to the semiconductor wafer. The semiconductor wafer includes a plurality of semiconductor devices. The openings of the glass substrate leave respective areas of the semiconductor devices uncovered by the glass substrate and the trench connects the openings. A metal layer is formed at least on exposed walls of the trench and the openings and on the uncovered areas of the semiconductor devices of the semiconductor wafer. A metal region is formed by electroplating metal in the openings and the trench and by subsequently grinding the glass substrate to remove the trenches. The stack of the semiconductor wafer and the attached glass substrate is cut to separate the semiconductor devices.Type: GrantFiled: May 15, 2013Date of Patent: August 25, 2015Assignee: Infineon Technologies AGInventors: Carsten von Koblinski, Ulrike Fastner, Peter Zorn, Markus Ottowitz
-
Patent number: 9117939Abstract: A method of forming an integrated circuit structure is provided. In an embodiment, the method includes bonding top dies onto a bottom wafer and then molding a first molding material onto and in between the top dies and the bottom wafer. The bottom wafer, the top dies, and the first molding material are sawed to form molding units. Each of the molding units includes one of the top dies and a bottom die sawed from the bottom wafer. The molding units are bonded onto a package substrate and a second molding material is molding onto the one of the molding units and the package substrate. Thereafter, the package substrate and the second molding material are sawed to form package-molded units.Type: GrantFiled: March 25, 2014Date of Patent: August 25, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Ding Wang, Bo-I Lee, Chien-Hsun Lee
-
Patent number: 9091421Abstract: The present invention provides an LED array module having an improved heat-dissipating effect, and a manufacturing method thereof. To this end, an LED array module includes one or more LED unit modules, the LED unit module comprising: an LED; a heat conductive heat-dissipating slug attached to the lower portion of the LED; and leads connected to the cathode and anode of the LED, respectively, wherein the LED array module comprises: a heat-dissipating plate; a heat conductive solder layer disposed and bonded between the upper surface of the heat-dissipating plate and the lower surface of the heat-dissipating slug; a first insulating layer formed on the upper surface of the heat-dissipating plate; and array electrodes which are formed on the upper surface of the insulating layer and are electrically connected to the leads to drive the LED.Type: GrantFiled: August 25, 2011Date of Patent: July 28, 2015Assignee: Korea Institute of Ceramic Eng. & Tech.Inventors: Hyo Tae Kim, Gi Seok Song, Heung Soon Kim
-
Patent number: 9082765Abstract: An integrated circuit structure includes a package component, which includes a dielectric layer and a metal trace over and in contact with the dielectric layer. The dielectric layer includes a first dielectric material and a second dielectric material in the first dielectric material. The first dielectric material is a flowable and curable material. The second dielectric material comprises a functional group selected from the group consisting essentially of (—C—N—), (—C—O—), (—N—C?O), and combinations thereof.Type: GrantFiled: March 8, 2013Date of Patent: July 14, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Chien-Hsun Lee, Jiun Yi Wu
-
Patent number: 9066433Abstract: A power module substrate includes an insulating substrate, and a circuit layer that is formed on one surface of the insulating substrate. The circuit layer is formed by bonding a first copper plate onto one surface of the insulating substrate. Prior to bonding, the first copper plate has a composition containing at least either a total of 1 to 100 mol ppm of one or more kinds among an alkaline-earth element, a transition metal element, and a rare-earth element, or 100 to 1000 mol ppm of boron, the remainder being copper and unavoidable impurities.Type: GrantFiled: August 10, 2012Date of Patent: June 23, 2015Assignee: MITSUBISHI MATERIALS CORPORATIONInventors: Yoshirou Kuromitsu, Yoshiyuki Nagatomo, Nobuyuki Terasaki, Toshio Sakamoto, Kazunari Maki, Hiroyuki Mori, Isao Arai
-
Publication number: 20150145131Abstract: A package substrate includes a core layer having a first surface and a second surface which are opposite to each other, a ball land pad disposed on the first surface of the core layer, an opening that penetrates the core layer to expose the ball land pad, and a dummy ball land disposed on the second surface of the core layer to surround the opening. The dummy ball land includes at least one sub-pattern and at least one vent hole. Related semiconductor packages and related methods are also provided.Type: ApplicationFiled: April 25, 2014Publication date: May 28, 2015Applicant: SK hynix Inc.Inventors: Jong Woo YOO, Qwan Ho CHUNG
-
Publication number: 20150145109Abstract: A semiconductor package includes a housing having a bottom surface and an upper surface and a solder pad arranged in the bottom surface of the housing. The solder pad includes a solderable through hole. The housing includes an opening extending from the through hole to the upper surface of the housing.Type: ApplicationFiled: November 27, 2013Publication date: May 28, 2015Inventor: Thomas Bemmerl
-
Patent number: 9041223Abstract: A bump-on-trace (BOT) structure is described. The BOT structure includes a first work piece with a metal trace on a surface of the first work piece, wherein the metal trace has a first axis. The BOT structure further includes a second work piece with an elongated metal bump, wherein the elongated metal bump has a second axis, wherein the second axis is at a non-zero angle from the first axis. The BOT structure further includes a metal bump, wherein the metal bump electrically connects the metal trace and the elongated metal bump. A package having a BOT structure and a method of forming the BOT structure are also described.Type: GrantFiled: September 11, 2012Date of Patent: May 26, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yuh Chern Shieh, Han-Ping Pu, Yu-Feng Chen, Tin-Hao Kuo
-
Patent number: 9041224Abstract: A method for producing a solder joint between at least one base part (2) and at least one first component (3) includes the following steps: providing the base part (2); partially blasting a surface of the base part (2) using a SACO blasting agent, the blasting material (50) of which has a silicate coating (52), in such a way that a SACO-blasted region (20) and a non-blasted positioning region (40) are present; and soldering the at least first component (3) onto the non-blasted positioning region (40), wherein the SACO-blasted region (20) acts as a solder resist.Type: GrantFiled: September 20, 2012Date of Patent: May 26, 2015Assignee: Robert Bosch GmbHInventors: Daniel Michels, Simon Green
-
Patent number: 9035465Abstract: Various embodiments include semiconductor structures. In one embodiment, the semiconductor structure includes a chip having a body having a polyhedron shape with a pair of opposing sides; and a solder member extending along a side that extends between the pair of opposing sides of the polyhedron shape.Type: GrantFiled: May 9, 2014Date of Patent: May 19, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Timothy J. Dalton, Mukta G. Farooq, John A. Fitzsimmons, Louis L. Hsu
-
Publication number: 20150130084Abstract: A fan-out package structure including a heat radiating side edge that includes a semiconductor substrate; a bond pad located on the semiconductor substrate; and a redistribution layer connected with the bond pad and located on the semiconductor substrate, wherein an end of the redistribution layer extends to a sidewall of the semiconductor substrate, and the end is coplanar with the sidewall.Type: ApplicationFiled: April 7, 2014Publication date: May 14, 2015Applicant: CHIPMOS TECHNOLOGIES INCInventor: TSUNG JEN LIAO
-
Patent number: 9030028Abstract: A method for manufacturing semiconductor devices is disclosed. In one embodiment a semiconductor substrate having a first surface, a second surface opposite to the first surface and a plurality of semiconductor components is provided. The semiconductor substrate has a device thickness. At least one metallization layer is formed on the second surface of the semiconductor substrate. The metallization layer has a thickness which is greater than the device thickness.Type: GrantFiled: June 4, 2014Date of Patent: May 12, 2015Assignee: Infineon Technologies Austria AGInventors: Rudolf Zelsacher, Paul Ganitzer
-
Publication number: 20150123276Abstract: Methods and apparatuses for wafer level packaging (WLP) of semiconductor devices are disclosed. A contact pad of a circuit may be connected to a solder bump by way of a post passivation interconnect (PPI) line and a PPI pad. The PPI pad may comprise a hollow part and an opening. The PPI pad may be formed together with the PPI line as one piece. The hollow part of the PPI pad can function to control the amount of solder flux used in the ball mounting process so that any extra amount of solder flux can escape from an opening of the solid part of the PPI pad. A solder ball can be mounted to the PPI pad directly without using any under bump metal (UBM) as a normal WLP package would need.Type: ApplicationFiled: January 9, 2015Publication date: May 7, 2015Inventors: Yi-Wen Wu, Ming-Che Ho, Wen-Hsiung Lu, Chia-Wei Tu, Chung-Shi Liu
-
Patent number: 9024442Abstract: The present invention relates to a solder ball for semiconductor packaging and an electronic member having such solder ball. Specifically there are provided: a solder ball capable of ensuring a sufficient thermal fatigue property even when a diameter thereof is not larger than 250 ?m as observed in recent years; and an electronic member having such solder ball. More specifically, there are provided: a solder ball for semiconductor packaging that is made of a solder alloy containing Sn as a main element, 0.1-2.5% Ag by mass, 0.1-1.5% Cu by mass and at least one of Mg, Al and Zn in a total amount of 0.0001-0.005% by mass, such solder ball having a surface including a noncrystalline phase that has a thickness of 1-50 nm and contains at least one of Mg, Al and Zn, O and Sn, and an electronic member having such solder ball.Type: GrantFiled: August 4, 2011Date of Patent: May 5, 2015Assignees: Nippon Steel & Sumikin Materials Co., Ltd., Nippon Micrometal CorporationInventors: Shinichi Terashima, Masamoto Tanaka, Katsuichi Kimura
-
Patent number: 9018760Abstract: A solder interconnect structure is provided with non-wettable sidewalls and methods of manufacturing the same. The method includes forming a nickel or nickel alloy pillar on an underlying surface. The method further includes modifying the sidewall of the nickel or nickel alloy pillar to prevent solder wetting on the sidewall.Type: GrantFiled: November 19, 2013Date of Patent: April 28, 2015Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Raschid J. Bezama, Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, David L. Questad, Wolfgang Sauter, Timothy D. Sullivan, Brian R. Sundlof
-
Publication number: 20150108637Abstract: A semiconductor device includes a composite chip mounted over the a wiring substrate, the composite chip including a first area and a second area that is provided independently from the first area, the first area including a first circuit formed in the first area, and the second area including a second circuit formed in the second area.Type: ApplicationFiled: October 21, 2014Publication date: April 23, 2015Inventors: Sensho Usami, Kazuhiko Shibata, Yutaka Kagaya
-
Patent number: 9011570Abstract: Articles containing a matrix material and plurality of copper nanoparticles in the matrix material that have been at least partially fused together are described. The copper nanoparticles are less than about 20 nm in size. Copper nanoparticles of this size become fused together at temperatures and pressures that are much lower than that of bulk copper. In general, the fusion temperatures decrease with increasing applied pressure and lowering of the size of the copper nanoparticles. The size of the copper nanoparticles can be varied by adjusting reaction conditions including, for example, surfactant systems, addition rates, and temperatures. Copper nanoparticles that have been at least partially fused together can form a thermally conductive percolation pathway in the matrix material.Type: GrantFiled: April 4, 2011Date of Patent: April 21, 2015Assignee: Lockheed Martin CorporationInventors: Peter V. Bedworth, Alfred A. Zinn
-
Patent number: 9013035Abstract: Methods and apparatuses for improved integrated circuit (IC) packages are described herein. In an aspect, an IC device package includes an IC die having a contact pad, where the contact pad is located on a hotspot of the IC die. The hotspot is thermally coupled to a thermal interconnect member. In an aspect, the package is encapsulated in a mold compound. In a further aspect, a heat spreader is attached to the mold compound, and is thermally coupled to the thermal interconnect member. In another aspect, a thermal interconnect member thermally is coupled between the heat spreader and the substrate.Type: GrantFiled: September 5, 2006Date of Patent: April 21, 2015Assignee: Broadcom CorporationInventors: Sam Ziqun Zhao, Rezaur Rahman Khan
-
Publication number: 20150097300Abstract: A junction at which at least two conductors are connected together includes a compound region containing Cu, Sn and at least one element selected from the group consisting of Si, B, Ti, Al, Ag, Bi, In, Sb, Ga and Zn. The compound region forms a nanocomposite metal diffusion region with the conductor.Type: ApplicationFiled: September 9, 2014Publication date: April 9, 2015Applicant: Napra Co., Ltd.Inventor: Shigenobu Sekine
-
Publication number: 20150084211Abstract: A device includes a first package component, and a second package component underlying the first package component. The second package component includes a first electrical connector at a top surface of the second package component, wherein the first electrical connector is bonded to the first package component. The second package component further includes a second electrical connector at the top surface of the second package component, wherein no package component is overlying and bonded to the second electrical connector.Type: ApplicationFiled: December 4, 2014Publication date: March 26, 2015Inventor: Hsien-Wei Chen
-
Patent number: 8987884Abstract: A device includes a first package component, and a second package component underlying the first package component. The second package component includes a first electrical connector at a top surface of the second package component, wherein the first electrical connector is bonded to the first package component. The second package component further includes a second electrical connector at the top surface of the second package component, wherein no package component is overlying and bonded to the second electrical connector.Type: GrantFiled: August 8, 2012Date of Patent: March 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsien-Wei Chen
-
Patent number: 8987868Abstract: Method and apparatus for programmable heterogeneous integration of stacked semiconductor die are described. In some examples, a semiconductor device includes a first integrated circuit (IC) die including through-die vias (TDVs); a second IC die vertically stacked with the first IC die, the second IC die including inter-die contacts electrically coupled to the TDVs; the first IC die including heterogeneous power supplies and a mask-programmable interconnect, the mask-programmable interconnect mask-programmed to electrically couple a plurality of the heterogeneous power supplies to the TDVs; and the second IC die including active circuitry, coupled to the inter-die contacts, configured to operate using the plurality of heterogeneous power supplies provided by the TDVs.Type: GrantFiled: February 24, 2009Date of Patent: March 24, 2015Assignee: Xilinx, Inc.Inventor: Arifur Rahman
-
Patent number: 8987918Abstract: Embodiments of the present disclosure are directed towards techniques and configurations of interconnect structures having a polymer core in integrated circuit (IC) package assemblies. In one embodiment, an apparatus includes a first die having a plurality of transistor devices disposed on an active side of the first die and a plurality of interconnect structures electrically coupled with the first die, wherein individual interconnect structures of the plurality of interconnect structures have a polymer core, and an electrically conductive material disposed on the polymer core, the electrically conductive material being configured to route electrical signals between the transistor devices of the first die and a second die. Other embodiments may be described and/or claimed.Type: GrantFiled: March 14, 2013Date of Patent: March 24, 2015Assignee: Intel CorporationInventors: Sandeep Razdan, Edward R. Prack, Sairam Agraharam, Robert L. Sankman, Shan Zhong, Robert M. Nickerson
-
Publication number: 20150076712Abstract: An electronic device includes a chip with an integrated electronic component and a terminal made of a first metal material. The device further includes a lead made of a second metal material different from the first metal material. A bonding wire made of a selected one of the first and second metal materials has opposite ends coupled with the terminal and the lead. An interface element having a first layer made of a selected one of the first and second metal materials and a second layer made of an unselected one of the first and second metal materials has the first layer coupled with the bonding wire and the second layer coupled with a component, wherein the component is ether the terminal or the lead.Type: ApplicationFiled: September 16, 2014Publication date: March 19, 2015Applicant: STMICROELECTRONICS S.R.I.Inventor: Giuseppe Cristaldi
-
Patent number: 8981570Abstract: A through-holed interposer is provided, including a board body, a conductive gel formed in the board body, and a circuit redistribution structure disposed on the board body. The conductive gel has one end protruding from a surface of the board body, and an area of the protruded end of the conductive gel that is in contact with other structures (e.g., packaging substrates or circuit structures) is increased, thereby strengthening the bonding of the conductive gel and reliability of the interposer.Type: GrantFiled: March 18, 2013Date of Patent: March 17, 2015Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Ying-Chih Chan
-
Patent number: 8980738Abstract: An electrical connection structure for an integrated circuit chip includes a through via provided in a opening and a laterally adjacent void that are formed in a rear face of a substrate die. A front face of the substrate die includes integrated circuits and a layer incorporating a front electrical interconnect network. The via extends through the substrate die to reach a connection portion of the front electrical interconnect network. An electrical connection pillar made of an electrically conductive material is formed on a rear part of the electrical connection via above the void. A local external protection layer may at least partly cover the electrical connection via and the electrical connection pillar.Type: GrantFiled: December 13, 2011Date of Patent: March 17, 2015Assignee: STMicroelectronics (Crolles 2) SASInventors: Laurent-Luc Chapelon, Julien Cuzzocrea
-
Patent number: 8975175Abstract: A contact region for a semiconductor substrate is disclosed. Embodiments can include forming a seed metal layer having an exposed solder pad region on the semiconductor substrate and forming a first metal layer on the seed metal layer. In an embodiment, a solderable material, such as silver, can be formed on the exposed solder pad region prior to forming the first metal layer. Embodiments can include forming a solderable material on the exposed solder pad region after forming the first metal layer. Embodiments can also include forming a plating contact region on the seed metal layer, where the plating contact region allows for electrical conduction during a plating process.Type: GrantFiled: June 28, 2013Date of Patent: March 10, 2015Assignee: SunPower CorporationInventor: Thomas Pass
-
Publication number: 20150061158Abstract: A method including forming a first solder bump on a chip, the first solder bump made of a first alloy, and forming a second solder bump on a chip, the second solder bump made of a second alloy, where the first alloy has a different alloy concentration and is different from the second alloy.Type: ApplicationFiled: August 29, 2013Publication date: March 5, 2015Applicant: International Business Machines CorporationInventor: Sylvain Pharand