Die Bond Patents (Class 257/782)
-
Patent number: 10340155Abstract: A structure and method of forming are provided. The structure includes a dielectric layer disposed on a substrate. The structure includes a cavity in the dielectric layer, and a plurality of contacts positioned in the cavity and bonded to the substrate. A component is bonded to the plurality of contacts. Underfill is disposed in the cavity between the dielectric layer and the component. A plurality of connectors is on the dielectric layer, the connectors being connected through the dielectric layer to a conductor that is at a same level of metallization as the plurality of contacts.Type: GrantFiled: April 14, 2016Date of Patent: July 2, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Yu Chen, Tien-Chung Yang, An-Jhih Su, Hsien-Wei Chen
-
Patent number: 10312415Abstract: An electronic assembly comprises a flexible polymer membrane having a surface with one or more electrically conductive traces arranged on the surface, a light-emissive semiconductor die having first and second electrical contacts bonded to the one or more electrically conductive traces via a cured electrically conductive adhesive, and a flexible cover layer arranged over the surface of the polymer membrane and the semiconductor die.Type: GrantFiled: June 19, 2017Date of Patent: June 4, 2019Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: James David Holbery, Siyuan Ma, Benjamin Sullivan
-
Patent number: 10312144Abstract: A wafer processing method for divides a wafer into individual device chips along a plurality of division lines. The method includes forming a dividing groove along each division line formed on the front side of the wafer, the dividing groove having a depth corresponding to the finished thickness of each device chip, thinning the wafer to expose the dividing groove to the back side of the wafer, thereby dividing the wafer into the individual device chips, applying a liquid resin for die bonding to the back side of the wafer and next solidifying the liquid resin applied to the back side of the wafer, thereby forming a die bonding resin film having a predetermined thickness on the back side of each device chip, and isolating each device chip from the wafer.Type: GrantFiled: March 13, 2017Date of Patent: June 4, 2019Assignee: Disco CorporationInventors: Hideki Koshimizu, Yurika Araya, Tetsukazu Sugiya, Takashi Haimoto
-
Patent number: 10163711Abstract: Methods of packaging semiconductor devices and structures thereof are disclosed. In one embodiment, a method of packaging a semiconductor device includes providing a carrier wafer, providing a plurality of dies, and forming a die cave material over the carrier wafer. A plurality of die caves is formed in the die cave material. At least one of the plurality of dies is placed within each of the plurality of die caves in the die cave material. A plurality of packages is formed, each of the plurality of packages being formed over a respective at least one of the plurality of dies.Type: GrantFiled: June 5, 2017Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jing-Cheng Lin, Jui-Pin Hung, Yi-Hang Lin, Tsan-Hua Tung
-
Patent number: 10150668Abstract: In embodiments, a package assembly may include an application-specific integrated circuit (ASIC) and a microelectromechanical system (MEMS) having an active side and an inactive side. In embodiments, the MEMS may be coupled directly to the ASIC by way of one or more interconnects. The MEMS, ASIC, and one or more interconnects may define or form a cavity such that the active portion of the MEMS is within the cavity. In some embodiments, the package assembly may include a plurality of MEMS coupled directly to the ASIC by way of a plurality of one or more interconnects. Other embodiments may be described and/or claimed.Type: GrantFiled: April 11, 2017Date of Patent: December 11, 2018Assignee: Intel IP CorporationInventors: Gerald Ofner, Thorsten Meyer, Reinhard Mahnkopf, Christian Geissler, Andreas Augustin
-
Patent number: 10118247Abstract: Provided is a method for bonding wafers, which can bond the wafers to each other with high reliability while reducing the influence on the wafers. The method for bonding wafers includes the steps of: preparing a first wafer that has, on the surface thereof, a first metal layer with a first rigidity modulus, and a second wafer that has, on the surface thereof, a second metal layer with a second rigidity modulus higher than the first rigidity modulus; removing an oxide film at the surface of the second metal layer while an oxide film at the surface of the first metal layer is not removed; and bonding the surface of the first wafer to the surface of the second wafer.Type: GrantFiled: May 19, 2017Date of Patent: November 6, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Masakazu Fukumitsu, Shuhei Yamada
-
Patent number: 10068842Abstract: A single-layer wiring package substrate and a method of fabricating the same are provided, the method including: forming on a carrier a wiring layer having a first surface and a second surface opposing the first surface and being in contact with the carrier; forming on the carrier and on the wiring layer a dielectric body that has a first side having a first opening, from which a portion of the wiring layer is exposed, and a second side opposing the first side and disposed at the same side as the second surface of the wiring layer; and removing the carrier, with the second side of the dielectric body and the second surface of the wiring layer exposed. Therefore, a coreless package substrate is fabricated, and the overall thickness and cost of the substrate are reduced.Type: GrantFiled: July 12, 2017Date of Patent: September 4, 2018Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shih-Chao Chiu, Chun-Hsien Lin, Yu-Cheng Pai, Wei-Chung Hsiao, Ming-Chen Sun, Tzu-Chieh Shen, Chia-Cheng Chen
-
Patent number: 10056348Abstract: Electronic module (100), which comprises a first substrate (102), a first dielectric layer (104) on the first substrate (102), at least one electronic chip (106), which is mounted with a first main surface (108) directly or indirectly on partial region of the first dielectric layer (104), a second substrate (110) over a second main surface (114) of the at least one electronic chip (106), and an electrical contacting (116) for the electric contact of the at least one electronic chip (106) through the first dielectric layer (104), wherein the first adhesion layer (104) on the first substrate (102) extends over an area, which exceeds the first main surface (108).Type: GrantFiled: June 26, 2017Date of Patent: August 21, 2018Assignee: Infineon Technologies AGInventors: Petteri Palm, Thorsten Scharf, Ralf Wombacher
-
Patent number: 9913974Abstract: A method of making a stimulation lead includes attaching multiple segmented electrodes to a carrier. Each of the segmented electrodes has a curved form extending over an arc in the range of 10 to 345 degrees. The method further includes attaching conductors to the segmented electrodes; forming the carrier into a cylinder with segmented electrodes disposed within the cylinder; molding a lead body around the segmented electrodes disposed on the carrier; and removing at least a portion of the carrier to separate the segmented electrodes.Type: GrantFiled: September 30, 2014Date of Patent: March 13, 2018Assignee: Boston Scientific Neuromodulation CorporationInventors: Anne Margaret Pianca, William George Orinski
-
Patent number: 9917012Abstract: A semiconductor substrate (1) is provided with integrated circuits. Dicing trenches (7) are formed in the substrate (1) between the integrated circuits, a polyimide layer (8) spanning the trenches (7) is applied above the integrated circuits, a tape layer (14) is applied above the polyimide layer (8), and a layer portion of the substrate (1) is removed from the substrate side (17) opposite the tape layer (14), until the trenches (7) are opened and dicing of the substrate (1) is thus effected. The polyimide layer (8) is severed in sections (18) above the trenches (7) when the tape layer (14) is removed. The semiconductor chip is provided with a cover layer (11) laterally confining the polyimide layer (8) near the trenches (7), in particular for forming breaking delimitations (9).Type: GrantFiled: May 21, 2015Date of Patent: March 13, 2018Assignee: ams AGInventor: Bernhard Stering
-
Patent number: 9899285Abstract: A semiconductor device has a plurality of first semiconductor die. A plurality of first bumps is formed over the first semiconductor die. A first protection layer is formed over the first bumps. A portion of the first semiconductor die is removed in a backgrinding operation. A backside protection layer is formed over the first semiconductor die. An encapsulant is deposited over the first semiconductor die and first bumps. A portion of the encapsulant is removed to expose the first bumps. A conductive layer is formed over the first bumps and encapsulant. An insulating layer and plurality of second bumps are formed over the conductive layer. A plurality of conductive vias is formed through the encapsulant. A plurality of the semiconductor devices is stacked with the conductive vias electrically connecting the stacked semiconductor devices. A second semiconductor die having a through silicon via is disposed over the first semiconductor die.Type: GrantFiled: July 30, 2015Date of Patent: February 20, 2018Assignee: Semtech CorporationInventors: Kok Khoon Ho, Satyamoorthi Chinnusamy
-
Patent number: 9882106Abstract: A semiconductor device wherein the horizontal spreading of solder at the time of reflow is suppressed and a plurality of devices can be mounted close to each other on a substrate, and a light-emitting apparatus using such a semiconductor device as a light-emitting device are provided. A semiconductor device bonded to a substrate by solder includes a semiconductor layer, a plurality of device electrodes formed on a bottom surface of the semiconductor layer, and a plurality of auxiliary electrodes formed integrally with the device electrodes, respectively, wherein each of the auxiliary electrodes includes a groove portion formed in a bottom surface thereof, and a side face of the groove portion is slanted with respect to the bottom surface of the semiconductor layer so that the groove portion becomes narrower in width with increasing distance from a lower end of the auxiliary electrode and decreasing distance to an upper end thereof.Type: GrantFiled: July 28, 2016Date of Patent: January 30, 2018Assignees: CITIZEN ELECTRONICS CO., LTD., CITIZEN WATCH CO., LTD.Inventor: Koichi Fukasawa
-
Patent number: 9840645Abstract: An underfill film material and a method for manufacturing a semiconductor device using the same which enables voidless mounting and favorable solder bonding properties are provided. An underfill material is used which contains an epoxy resin, an acid anhydride, an acrylic resin and an organic peroxide, the underfill material exhibits non-Bingham fluidity at a temperature ranging from 60° C. to 100° C., a storage modulus G? measured by dynamic viscosity measurement has an inflection point in an angular frequency region below 10E+02 rad/s, and the storage modulus G? in the angular frequency below the inflection point is 10E+05 Pa or more and 10E+06 Pa or less. This enables voidless packaging and excellent solder connection properties.Type: GrantFiled: September 10, 2014Date of Patent: December 12, 2017Assignee: DEXERIALS CORPORATIONInventor: Taichi Koyama
-
Patent number: 9812373Abstract: An electronic module includes a semiconductor package including a semiconductor chip and an electrically insulating encapsulation body encapsulating the semiconductor chip, the encapsulation body completely covering a second main face and four side faces of the semiconductor chip, wherein a first main face of the semiconductor chip that is opposite the first main face is exposed from the encapsulation body, a heat spreader attached to the semiconductor package, the heat spreader completely covering the first main face of the semiconductor chip, and an electrically insulating layer disposed on the heat spreader remote from the semiconductor package. The electrically insulating layer is completely separated from the semiconductor chip.Type: GrantFiled: December 7, 2015Date of Patent: November 7, 2017Assignee: Infineon Technologies AGInventors: Christian Fachmann, Ralf Otremba, Klaus Schiess, Franz Stueckler
-
Patent number: 9806042Abstract: A semiconductor device includes a semiconductor die having first and second conductive pads, and a substrate having third and fourth bonding pads. A width ratio of the first conductive pad over the third bonding pad at an inner region is different from a width ratio of the second conductive pad over the fourth bonding pad at an outer region.Type: GrantFiled: April 16, 2012Date of Patent: October 31, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsien-Wei Chen, Ying-Ju Chen, Tsung-Yuan Yu, Yu-Feng Chen, Tsung-Ding Wang
-
Patent number: 9793119Abstract: According to various embodiments, a method of processing a substrate may include: disposing a viscous material over a substrate including at least one topography feature extending into the substrate to form a protection layer over the substrate; adjusting a viscosity of the viscous material during a contacting period of the viscous material and the substrate to stabilize a spatial distribution of the viscous material as disposed; processing the substrate using the protection layer as mask; and removing the protection layer after processing the substrate.Type: GrantFiled: November 10, 2016Date of Patent: October 17, 2017Assignee: INFINEON TECHNOLOGIES AGInventors: Martin Mischitz, Markus Heinrici, Florian Bernsteiner
-
Patent number: 9735080Abstract: A single-layer wiring package substrate and a method of fabricating the same are provided, the method including: forming on a carrier a wiring layer having a first surface and a second surface opposing the first surface and being in contact with the carrier; forming on the carrier and on the wiring layer a dielectric body that has a first side having a first opening, from which a portion of the wiring layer is exposed, and a second side opposing the first side and disposed at the same side as the second surface of the wiring layer; and removing the carrier, with the second side of the dielectric body and the second surface of the wiring layer exposed. Therefore, a coreless package substrate is fabricated, and the overall thickness and cost of the substrate are reduced.Type: GrantFiled: October 6, 2015Date of Patent: August 15, 2017Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shih-Chao Chiu, Chun-Hsien Lin, Yu-Cheng Pai, Wei-Chung Hsiao, Ming-Chen Sun, Tzu-Chieh Shen, Chia-Cheng Chen
-
Patent number: 9728515Abstract: This disclosure relates generally to a wafer having a plurality of semiconductor chips having a major surface, a metal contact positioned on one of the plurality of semiconductor chips and having a side surface and contact surface, the contact surface substantially parallel to the major surface, wherein the contact surface defines a thickness of the metal contact relative to the major surface, an underfill layer abutting the one of the plurality of semiconductor chips and the side surface of the metal contact, the underfill layer having a top surface substantially parallel to the major surface, wherein the top surface of the underfill layer defines a thickness of the underfill layer relative to the major surface, the thickness of the underfill layer being not greater than the thickness of the metal contact, and a solder bump formed in electrical contact with the contact surface of the metal contact.Type: GrantFiled: May 4, 2016Date of Patent: August 8, 2017Assignee: Intel CorporationInventors: Rubayat Mahmud, Saikumar Jayaraman, Sriram Muthukumar
-
Patent number: 9716040Abstract: A wafer processing method of processing a wafer with a plurality of devices disposed in areas demarcated by projected division lines and formed on a face side thereof includes a protective member placing step of placing a protective member for protecting the face side of the wafer on the face side of the wafer which is divided into individual device chips, a resin laying step of laying a die-bonding resin on the reverse sides of the individual device chips by applying a die-bonding liquid resin on the reverse side of the wafer and hardening the applied die-bonding liquid resin, and a separation step of separating the device chips with the die-bonding liquid resin laid on the reverse sides thereof from the wafer.Type: GrantFiled: August 11, 2016Date of Patent: July 25, 2017Assignee: Disco CorporationInventors: Takashi Haimoto, Hideki Koshimizu, Yurika Araya, Tetsukazu Sugiya
-
Patent number: 9704787Abstract: Disclosed is a power semiconductor package including a power transistor having a first power electrode and a gate electrode on its top surface and a second power electrode on its bottom surface. The second power electrode is configured for attachment to a partially etched leadframe segment, where the partially etched leadframe segment is attached to a substrate. A conductive clip is situated over the first power electrode and extends to the substrate in order to couple the first power electrode to the substrate without using a leadframe.Type: GrantFiled: October 16, 2014Date of Patent: July 11, 2017Assignee: Infineon Technologies Americas Corp.Inventor: Eung San Cho
-
Patent number: 9663353Abstract: In embodiments, a package assembly may include an application-specific integrated circuit (ASIC) and a microelectromechanical system (MEMS) having an active side and an inactive side. In embodiments, the MEMS may be coupled directly to the ASIC by way of one or more interconnects. The MEMS, ASIC, and one or more interconnects may define or form a cavity such that the active portion of the MEMS is within the cavity. In some embodiments, the package assembly may include a plurality of MEMS coupled directly to the ASIC by way of a plurality of one or more interconnects. Other embodiments may be described and/or claimed.Type: GrantFiled: June 28, 2013Date of Patent: May 30, 2017Assignee: INTEL IP CORPORATIONInventors: Gerald Ofner, Thorsten Meyer, Reinhard Mahnkopf, Christian Geissler, Andreas Augustin
-
Patent number: 9653384Abstract: A semiconductor device is provided with a semiconductor element having a plurality of electrodes, a plurality of terminals electrically connected to the plurality of electrodes, and a sealing resin covering the semiconductor element. The sealing resin covers the plurality of terminals such that a bottom surface of the semiconductor element in a thickness direction is exposed. A first terminal, which is one of the plurality of terminals, is disposed in a position that overlaps a first electrode, which is one of the plurality of electrodes, when viewed in the thickness direction. The semiconductor device is provided with a conductive connection member that contacts both the first terminal and the first electrode.Type: GrantFiled: April 5, 2016Date of Patent: May 16, 2017Assignee: ROHM CO., LTD.Inventors: Akihiro Kimura, Takeshi Sunaga
-
Patent number: 9627527Abstract: In a semiconductor device, a lightly doped second semiconductor layer of a first conductive type is joined with a heavily doped first semiconductor layer of the first conductive type. A power transistor having a first conductive type channel and a transistor are formed in surface regions of the second semiconductor layer, respectively. A first diffusion layer of a second conductive type is formed in a surface region of the second semiconductor layer to provide a boundary between the power transistor and the transistor. The first semiconductor layer functions as a drain of the power transistor. The first diffusion layer region is set to the same voltage as that of the drain.Type: GrantFiled: March 16, 2016Date of Patent: April 18, 2017Assignee: Renesas Electronics CorporationInventors: Akio Tamagawa, Makoto Tanaka
-
Patent number: 9418965Abstract: A method of forming an integrated circuit package may include forming a first layer of a package substrate and mounting an interposer structure on the first layer of a substrate. In some instances, adhesive is used to attach the interposer structure to the first layer of the substrate. After the interposer structure is mounted on the first layer of the substrate, at least one hole is formed through the interposer structure. The hole may be filled with a conductive material such as copper to form a through-hole via in the interposer structure. A second layer of the substrate may be formed over the interposer structure and the first layer of the substrate. Integrated circuit (IC) dies may be mounted on the substrate and signals may be routed between the IC dies via the interposer structure embedded in the substrate.Type: GrantFiled: October 27, 2014Date of Patent: August 16, 2016Assignee: Altera CorporationInventors: Zhe Li, Yuanlin Xie
-
Patent number: 9406581Abstract: Methods of packaging semiconductor devices and structures thereof are disclosed. In one embodiment, a method of packaging a semiconductor device includes providing a carrier wafer, providing a plurality of dies, and forming a die cave material over the carrier wafer. A plurality of die caves is formed in the die cave material. At least one of the plurality of dies is placed within each of the plurality of die caves in the die cave material. A plurality of packages is formed, each of the plurality of packages being formed over a respective at least one of the plurality of dies.Type: GrantFiled: August 24, 2015Date of Patent: August 2, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Jui-Pin Hung, Yi-Hang Lin, Tsan-Hua Tung
-
Patent number: 9391028Abstract: Dies having alignment marks and methods of forming the same are provided. A method includes forming trenches on a first side of a first workpiece, a die of the first workpiece being interposed between neighboring trenches. A portion of the die is removed to form an alignment mark, the alignment mark extending through an entire thickness of the die. A second side of the first workpiece is thinned until the die is singulated, the second side being opposite the first side.Type: GrantFiled: July 31, 2015Date of Patent: July 12, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Ying-Ju Chen
-
Patent number: 9368464Abstract: An electronic component includes a plurality of electrodes provided in a rectangular or substantially rectangular box-shaped area on an upper surface of a substrate, an electronic component element mounted on the substrate by flip-chip bonding, and an identification mark. The identification mark is provided between a first electrode, which is arranged along one side of the rectangular or substantially rectangular box-shaped area, and a second electrode, which is adjacent to the first electrode along the one side, of the plurality of electrodes provided on the upper surface of the substrate, and is located on or outside a line connecting the outer side edges of the first and second electrodes.Type: GrantFiled: April 9, 2014Date of Patent: June 14, 2016Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Hijiri Sumii, Manabu Nakahori
-
Patent number: 9357647Abstract: A packaging substrate includes a supporting sheet, a copper foil, a number of connecting pads, a number of solder balls, a resin layer, a wiring layer and a solder mask layer. The copper foil is attached on a surface of the supporting sheet through an adhesive sheet. The connecting pads are formed on the copper foil. The solder balls are formed on the connecting pads. The resin layer infills the gaps between the solder balls. The wiring layer is formed on the resin layer and the solder balls. Terminal portions of the solder balls facing away from the connecting pads are electrically connected to the wiring layer. The solder mask layer is formed on the wiring layer. The solder mask layer defines a number of openings exposing portions of the wiring layer. The portions of the wiring layer exposed through the openings serve as contact pads.Type: GrantFiled: August 21, 2013Date of Patent: May 31, 2016Assignee: Zhen Ding Technology Co., Ltd.Inventors: Chu-Chin Hu, Shih-Ping Hsu, E-Tung Chou, Chih-Jen Hsiao
-
Patent number: 9337127Abstract: A small and ultra-thin power semiconductor device and a preparation method are disclosed. The device includes a chip mounting unit with a plurality of pads with a plate arranged on top surface of each pad; a semiconductor chip flipped and attached on the chip mounting unit, where the electrodes at the front of the chip are electrically connected to the pads; a plastic packaging body covering the chip mounting units and the chip, where the top surface of the plate and the back surface of the chip are exposed out from top surface of the plastic packaging body and the bottom surfaces of the pads are exposed out of the bottom surface of the plastic packaging body; a plurality of top metal segments arranged on the top surface of the plastic packaging body and electrically connected to the top surface of each plate and the back surface of the chip.Type: GrantFiled: July 21, 2015Date of Patent: May 10, 2016Assignee: Alpha and Omega Semiconductor (Cayman) Ltd.Inventor: Yan Huo
-
Patent number: 9306132Abstract: A light emitting device in an embodiment includes first and second light transmissive insulators and a light emitting diode arranged between them. First and second electrodes of the light emitting diode are electrically connected to a conductive circuit layer provided on a surface of at least one of the first and second light transmissive insulators. Between the first light transmissive insulator and the second light transmissive insulator, a third light transmissive insulator is embedded which has at least one of a Vicat softening temperature of 80° C. or higher and 160° C. or lower and a tensile storage elastic modulus of 0.01 GPa or more and 10 GPa or less.Type: GrantFiled: September 18, 2015Date of Patent: April 5, 2016Assignee: Toshiba Hokuto Electronics CorporationInventor: Keiichi Maki
-
Patent number: 9287222Abstract: An integrated semiconductor device and method for fabricating the same are provided wherein the integrated semiconductor device comprises a substrate a first stress-inducing layer, a second stress-inducing layer and an integrated circuit layer. The first stress-inducing layer covers on the substrate. The second stress-inducing layer partially covers on the first stress-inducing layer. The integrated circuit layer is bonded over the substrate.Type: GrantFiled: November 11, 2015Date of Patent: March 15, 2016Assignee: UNITED MICROELECTRONICS CORPORATIONInventors: Shih-Wei Li, Yun-Han Chu, Guo-Chih Wei
-
Patent number: 9214419Abstract: A preparation method for a power semiconductor device includes: providing a lead frame containing a plurality of chip mounting units, one side edge of a die paddle of each chip mounting unit is bent and extended upwardly and one lead connects to the bent side edge of the die paddle and extends in an opposite direction from the die paddle; attaching a semiconductor chip to the top surface of the die paddle; forming metal bumps on each electrode at the front of the semiconductor chip with a top end of each metal bump protruding out of a plane of the top surface of the lead; heating the metal bump and pressing a top end of each metal bump by a pressing plate forming a flat top end surface that is flush with the top surface of the lead; and cutting the lead frame to separate individual chip mounting units.Type: GrantFiled: February 28, 2014Date of Patent: December 15, 2015Assignee: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATEDInventors: Yan Xun Xue, Hamza Yilmaz, Yueh-Se Ho, Jun Lu
-
Patent number: 9209084Abstract: Maskless hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.Type: GrantFiled: August 7, 2014Date of Patent: December 8, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, Brad Eaton, James S. Papanu, Ajay Kumar
-
Patent number: 9202795Abstract: Provided is a laminated film wherein the space between semiconductor elements that are three-dimensionally mounted can be filled easily and securely. The laminated film of the present invention is a laminated film for filling the space between semiconductor elements that are electrically connected through a member or connection, the film including a dicing sheet in which a pressure-sensitive adhesive layer is laminated on a base material and a curable film that is laminated on the pressure-sensitive adhesive layer, wherein the curable film has a lowest melt viscosity at 50 to 200° C. of 1×102 Pa·s or more and 1×104 Pa·s or less.Type: GrantFiled: June 21, 2012Date of Patent: December 1, 2015Assignee: NITTO DENKO CORPORATIONInventors: Takashi Oda, Naohide Takamoto, Hiroyuki Senzai
-
Patent number: 9171770Abstract: An electronic device and the manufacturing method thereof are provided. The method comprises providing a module, in which the module includes a substrate, at least one component mounted on the substrate and a molding, and the molding encapsulates the component and a portion of the substrate; forming a first hole to expose a ground pad of the component; forming a first conductive layer which covers the module and is electrically connected to the ground pad.Type: GrantFiled: January 20, 2013Date of Patent: October 27, 2015Assignees: Universal Scientific Industrial (Shanghai) Co., Ltd., Universal Global Scientific Industrial Co., Ltd.Inventor: Jen-Chun Chen
-
Patent number: 9162251Abstract: A lamination includes a substrate formed of a metal or alloy, an intermediate layer formed on a surface of the substrate and is formed of a metal or alloy that is softer than the substrate, and a metal film deposited by accelerating a powder material of a metal or alloy together with a gas heated to a temperature lower than the melting point of the powder material and spraying it onto the intermediate layer while keeping it in a solid phase.Type: GrantFiled: April 6, 2012Date of Patent: October 20, 2015Assignee: NHK Spring Co., Ltd.Inventors: Satoshi Hirano, Yuichiro Yamauchi, Masaru Akabayashi, Toshihiko Hanamachi
-
Patent number: 9155192Abstract: Disclosed herein is an electronic component package including: a connection member provided on at least one surface of a substrate; an active element coupled to the substrate by the connection member; a molding part covering an exposed surface of the active element; and an additional layer formed on an exposed surface of the molding part to decrease a warpage phenomenon. In the electronic component package, the warpage phenomenon may be decreased as compared with the related art.Type: GrantFiled: October 10, 2013Date of Patent: October 6, 2015Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Kyung Ho Lee, Seung Wan Woo, Po Chul Kim, Young Nam Hwang, Suk Jin Ham
-
Patent number: 9117809Abstract: A preparation method of small and ultra-thin power semiconductor device comprising the steps of: providing a chip mounting unit with a plurality of pads with a plate arranged on top surface of each pad; flipping and attaching a semiconductor chip on the chip mounting unit, where the electrodes at the front of the chip are electrically connected to the pads; forming a plastic packaging body covering the chip mounting units and the chip, where the top surface of the plate and the back surface of the chip are exposed out from top surface of the plastic packaging body and the bottom surfaces of the pads are exposed out of the bottom surface of the plastic packaging body; forming a plurality of top metal segments arranged on the top surface of the plastic packaging body and electrically connected to the top surface of each plate and the back surface of the chip.Type: GrantFiled: March 9, 2014Date of Patent: August 25, 2015Assignee: Alpha & Omega Semiconductor (Cayman), Ltd.Inventor: Yan Huo
-
Patent number: 9111782Abstract: A DBA-based power device includes a DBA (Direct Bonded Aluminum) substrate. An amount of silver nanoparticle paste of a desired shape and size is deposited (for example by micro-jet deposition) onto a metal plate of the DBA. The paste is then sintered, thereby forming a sintered silver feature that is in electrical contact with an aluminum plate of the DBA. The DBA is bonded (for example, is ultrasonically welded) to a lead of a leadframe. Silver is deposited onto the wafer back side and the wafer is singulated into dice. In a solderless silver-to-silver die attach process, the silvered back side of a die is pressed down onto the sintered silver feature on the top side of the DBA. At an appropriate temperature and pressure, the silver of the die fuses to the sintered silver of the DBA. After wirebonding, encapsulation and lead trimming, the DBA-based power device is completed.Type: GrantFiled: April 14, 2014Date of Patent: August 18, 2015Assignee: IXYS CorporationInventor: Nathan Zommer
-
Patent number: 9099425Abstract: According to one embodiment, a semiconductor device includes a semiconductor element, a mounting member including Cu, and a bonding layer provided between the semiconductor element and the mounting member. The bonding layer includes a first region including Ti and Cu, and a second region provided between the first region and the mounting member, and including Sn and Cu. A first position along the first direction is positioned between the semiconductor element and a second position along the first direction. The first position is where the composition ratio of Ti in the first region is 0.1 times a maximum value of the composition ratio of Ti. The second position is where the composition ratio of Sn in the second region is 0.1 times a maximum value of the composition ratio of Sn. A distance between the first position and the second position is not less than 0.1 micrometers.Type: GrantFiled: July 2, 2014Date of Patent: August 4, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Keiichi Matsushita, Yo Sasaki
-
Patent number: 9093437Abstract: A packaged vertical semiconductive device including a compressive stress and a method of making such a packaged vertical semiconductive device are disclosed. In one embodiment an assembled device includes a carrier, a connection layer disposed on the carrier, the connection layer having a first height, and a chip disposed on the connection layer, the chip having a second height, wherein the second height is smaller than the first height.Type: GrantFiled: December 4, 2012Date of Patent: July 28, 2015Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 9041192Abstract: Flip chip packages are described that include two or more thermal interface materials (TIMs). A die is mounted to a substrate by solder bumps. A first TIM is applied to the die, and has a first thermal resistance. A second TIM is applied to the die and/or the substrate, and has a second thermal resistance that is greater than the first thermal resistance. An open end of a heat spreader lid is mounted to the substrate such that the die is positioned in an enclosure formed by the heat spreader lid and substrate. The first TIM and the second TIM are each in contact with an inner surface of the heat spreader lid. A ring-shaped stiffener may surround the die and be connected between the substrate and heat spreader lid by the second TIM.Type: GrantFiled: August 29, 2012Date of Patent: May 26, 2015Assignee: Broadcom CorporationInventors: Seyed Mahdi Saeidi, Sam Ziqun Zhao
-
Patent number: 9041160Abstract: A semiconductor integrated circuit device includes: a rectangular shaped semiconductor substrate; a metal wiring layer formed on or over the semiconductor substrate; and a passivation layer covering the metal wiring layer. A corner non-wiring region where no portion of the metal wiring layer is formed is disposed in a corner of the semiconductor substrate. A slit is formed in a portion of the metal wiring layer which is close to the corner of the semiconductor substrate. The passivation layer includes a first passivation layer which is formed on the metal wiring layer and a second passivation layer which is formed on the first passivation layer. The first passivation layer is formed of a material that is softer than a material of the second passivation layer.Type: GrantFiled: June 18, 2014Date of Patent: May 26, 2015Assignee: Rohm Co., Ltd.Inventors: Mitsuru Okazaki, Youichi Kajiwara, Naoki Takahashi, Akira Shimizu
-
Publication number: 20150130085Abstract: A manufacturing method of a semiconductor device according to the present invention includes the steps of (a) preparing an insulating or conductive substrate; (b) arranging a bonding material having sinterability in at least one bonding region of a principal surface of the substrate (i.e., insulating substrate); and (c) sintering the bonding material while a bonding surface to be subjected to bonding of at least one semiconductor element is brought into pressurized contact with the bonding material, and bonding the substrate (i.e., insulating substrate) and the semiconductor element together through the bonding material. The bonding region in the step (b) is inwardly positioned from the bonding surface (i.e., region) of the semiconductor element in plan view, and the bonding material is not protruded outwardly from the bonding surface of the semiconductor element in plan view even after the step (c).Type: ApplicationFiled: September 17, 2014Publication date: May 14, 2015Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Yasunari HINO
-
Patent number: 9030029Abstract: An integrated chip package structure and method of manufacturing the same is by adhering dies on a silicon substrate and forming a thin-film circuit layer on top of the dies and the silicon substrate. Wherein the thin-film circuit layer has an external circuitry, which is electrically connected to the metal pads of the dies, that extends to a region outside the active surface of the dies for fanning out the metal pads of the dies. Furthermore, a plurality of active devices and an internal circuitry is located on the active surface of the dies. Signal for the active devices are transmitted through the internal circuitry to the external circuitry and from the external circuitry through the internal circuitry back to other active devices. Moreover, the chip package structure allows multiple dies with different functions to be packaged into an integrated package and electrically connecting the dies by the external circuitry.Type: GrantFiled: January 22, 2002Date of Patent: May 12, 2015Assignee: Qualcomm IncorporatedInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Publication number: 20150108664Abstract: Provided is a semiconductor device which includes a bonding wire, one end of which is connected to a bipolar device, the other end of which is connected to a conductive member, and the center of which is connected to a unipolar device, said semiconductor device being capable of improving the reliability of wire bonding. A package (4) includes a die pad (61), a source lead (63), a first MOSFET (11), and a first Schottky barrier diode (21). A source electrode (11S) of the first MOSFET (11), an anode electrode (21A) of the first Schottky barrier diode (21), and the source lead (63) are electrically connected by the bonding wire (31), one end of which is bonded to the source electrode (11S) of the first MOSFET (11), the other end of which is bonded to the source lead (63), and the center of which is bonded to the anode electrode (21A) of the first Schottky barrier diode (21).Type: ApplicationFiled: December 30, 2014Publication date: April 23, 2015Inventor: Keiji OKUMURA
-
Patent number: 9006872Abstract: In one embodiment, a semiconductor chip package includes an insulation frame having an opening part formed in a center thereof and a via hole formed around the opening part; a semiconductor chip disposed cm the opening part; a conductive part filling the via hole; an inner insulation layer formed on bottom surfaces of the semiconductor chip and the insulation frame so as to expose a bottom surface of the conductive part; and an inner signal pattern formed on the inner insulation layer and electrically connecting the semiconductor chip and the conductive part. Embodiments also relate to a semiconductor module including a vertical stack of a plurality of the semiconductor chip packages, and to a method for manufacturing the same.Type: GrantFiled: September 28, 2011Date of Patent: April 14, 2015Assignee: Nepes CorporationInventor: Yong-Tae Kwon
-
Publication number: 20150084210Abstract: Generally discussed herein are systems and apparatuses that include a dense interconnect bridge and techniques for making the same. According to an example a technique can include creating a multidie substrate, printing an interconnect bridge on the multidie substrate, electrically coupling a first die to a second die by coupling the first and second dies through the interconnect bridge.Type: ApplicationFiled: September 25, 2013Publication date: March 26, 2015Inventors: Chia-Pin Chiu, Kinya Ichikawa, Robert L. Sankman
-
Patent number: 8987052Abstract: Sub-micron precision alignment between two microelectronic components can be achieved by applying energy to incite an exothermic reaction in alternating thin film reactive layers between the two microelectronic components. Such a reaction rapidly distributes localized heat to melt a solder layer and form a joint without significant shifting of components.Type: GrantFiled: January 31, 2013Date of Patent: March 24, 2015Assignee: Seagate Technology LLCInventor: Ralph Kevin Smith
-
Publication number: 20150076713Abstract: A package includes a first die and a second die. The first die includes a first substrate and a first metal pad overlying the first substrate. The second die includes a second substrate and a second metal pad overlying the second substrate. A molding compound molds the first die and the second die therein. The molding compound has a first portion between the first die and the second die, and a second portion, which may form a ring encircles the first portion. The first portion and the second portion are on opposite sides of the first die. The first portion has a first top surface. The second portion has a second top surface higher than the first top surface.Type: ApplicationFiled: September 13, 2013Publication date: March 19, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Hao Tsai, Li-Hui Cheng, Jui-Pin Hung, Jing-Cheng Lin