Configuration Or Pattern Of Bonds Patents (Class 257/786)
-
Patent number: 8694945Abstract: The present disclosure relates to an electromigration tolerant power distribution network generated by an automatic place and route (APR) methodology. In some embodiments, an automatic place and route tool constructs a local power network having multi-level power rails. The multi-level power rails have interleaved segments of vertically adjacent metal layers, wherein each interleaved segment is shorter than a predetermined characteristic length corresponding to a Blech length. By limiting the length of the interleaved metallization segments, electromigration within the multi-level power rails is alleviated, allowing for the maximum current density requirement (Jmax) for mean time to failures (MTTF) to be increased.Type: GrantFiled: December 20, 2011Date of Patent: April 8, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Hsing Wang, King-Ho Tam, Huang-Yu Chen
-
Patent number: 8692380Abstract: A method of manufacture of an integrated circuit system includes: forming reticle data; detecting a sub-geometry, a singularity, or a combination thereof in the reticle data; applying a unit cell, a patch cell, or a combination thereof for removing the sub-geometry, the singularity, or the combination thereof from the reticle data; and fabricating an integrated circuit from the reticle data.Type: GrantFiled: October 22, 2012Date of Patent: April 8, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Soon Yoeng Tan, Huey Ming Chong, Byoung-Il Choi, Soo Muay Goh
-
Patent number: 8692391Abstract: Disclosed herein are an embedded ball grid array substrate and a manufacturing method thereof. The embedded ball grid array includes: a core layer having a cavity therein; a semiconductor device embedded in the cavity of the core layer; a first circuit layer having a circuit pattern including a wire bonding pad formed thereon; a second circuit layer having a circuit pattern including a solder ball pattern formed thereon; and a wire electrically connecting the semiconductor device to the wire bonding pad.Type: GrantFiled: December 17, 2010Date of Patent: April 8, 2014Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Tae Sung Jeong, Doo Hwan Lee, Seung Eun Lee
-
Patent number: 8686574Abstract: A semiconductor device includes a wiring board that has a conductive pattern formed on at least one principal surface, and an IC chip that is mounted on the wiring board. The IC chip includes a plurality of electrodes to make conductor connection with the wiring board. The conductive pattern includes a lead line pattern and a heat dissipation pattern. The lead line pattern is connected with at least one of the plurality of electrodes through a conductor. The heat dissipation pattern is physically spaced from the IC chip and the lead line pattern and has a larger surface area than the lead line pattern. Further, the lead line pattern and the heat dissipation pattern are placed opposite to each other with a gap therebetween, and their opposite parts respectively have interdigitated shapes and are arranged with the respective interdigitated shapes engaging with each other with the gap therebetween.Type: GrantFiled: February 8, 2013Date of Patent: April 1, 2014Assignee: Renesas Electronics CorporationInventor: Hidenori Egawa
-
Patent number: 8686566Abstract: A coreless pin-grid array (PGA) substrate includes PGA pins that are integral to the PGA substrate without the use of solder. A process of making the coreless PGA substrate integrates the PGA pins by forming a build-up layer upon the PGA pins such that vias make direct contact to pin heads of the PGA pins.Type: GrantFiled: June 30, 2011Date of Patent: April 1, 2014Assignee: Intel CorporationInventors: Mihir K. Roy, Matthew J. Manusharow
-
Patent number: 8686563Abstract: In a method of forming a semiconductor device, a feature layer is provided on a substrate and a mask layer is provided on the feature layer. A portion of the mask layer is removed in a first region of the semiconductor device where fine features of the feature layer are to be located, the mask layer remaining in a second region of the semiconductor device where broad features of the feature layer are to be located. A mold mask pattern is provided on the feature layer in the first region and on the mask layer in the second region. A spacer layer is provided on the mold mask pattern in the first region and in the second region. An etching process is performed to etch the spacer layer so that spacers remain at sidewalls of pattern features of the mold mask pattern, and to etch the mask layer in the second region to provide mask layer patterns in the second region.Type: GrantFiled: December 16, 2009Date of Patent: April 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Yong Park, Jae-Hwang Sim, Young-Ho Lee, Kyung-Lyul Moon, Jae-Kwan Park
-
Patent number: 8679963Abstract: A chip scale package has a semiconductor die having an array of die bond pads arranged with a bond pad density per unit area, embedded in a molded die support body having a surface supporting an array of conducting contacts, each of the contacts connected by an electrical lead to a corresponding one of the die bond pads.Type: GrantFiled: June 12, 2013Date of Patent: March 25, 2014Assignee: NXP B.V.Inventors: Jan Gulpen, Tonny Kamphuis, Pieter Hochstenbach, Leo Van Gemert, Eric Van Grunsven, Marc De Samber
-
Patent number: 8680691Abstract: A semiconductor device including: a semiconductor member having thereon a plurality of interconnect pads: and a mounting member having a plurality of electrode terminals electrically and mechanically connected to the respective interconnect pads for mounting the semiconductor chip on the mounting member, the electrode terminals forming a plurality of I/O cells each having part of the electrode terminals, the part of electrode terminals including signal terminals, the I/O cells forming a first group of the I/O cells and a second group of I/O cells disposed on an inner position of the mounting member with respect to the first group. The higher integration of the semiconductor device having the higher performances can be realized because the interconnect lines can be drawn to the outer periphery of the chip from the interconnect pads corresponding to each of the I/O cells when the chip is miniaturized or the number of the ball electrodes is increased.Type: GrantFiled: November 28, 2011Date of Patent: March 25, 2014Assignee: Renesas Electronics CorporationInventor: Syuuichi Kariyazaki
-
Patent number: 8674522Abstract: The present invention provides a castle-like shaped protect or a periphery protect or a DC chop mask for forming staggered data line patterns in semiconductor devices so as to shift the adjacent data lines from one another so as to print contacts with larger areas at one end of each data line.Type: GrantFiled: October 11, 2012Date of Patent: March 18, 2014Assignee: Nanya Technology Corp.Inventors: David Pratt, Richard Housley
-
Patent number: 8669555Abstract: Electrode pads respectively have a probe region permitting probe contact and a non-probe region. In each of the electrode pads arranged zigzag in two or more rows, a lead interconnect for connecting another electrode pad with an internal circuit is not placed directly under the probe region but placed directly under the non-probe region.Type: GrantFiled: November 23, 2012Date of Patent: March 11, 2014Assignee: Panasonic CorporationInventors: Masao Takahashi, Koji Takemura, Toshihiko Sakashita, Tadaaki Mimura
-
Patent number: 8669665Abstract: A solder resist and a central pad to which a central Au bump provided on a semiconductor chip is flip-chip bonded are formed on a substrate main body. In a flip-chip mounting substrate where an underfill resin is provided after the semiconductor chip is mounted, a central opening portion for exposing the central pad is formed in the solder resist, and also, an edge portion forming the central opening portion of the solder resist is partially overlapped with the outer peripheral portion of the central pad.Type: GrantFiled: June 4, 2009Date of Patent: March 11, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yasushi Araki, Seiji Sato, Masatoshi Nakamura, Takashi Ozawa
-
Patent number: 8669666Abstract: An integrated circuit includes a substrate. A surface region of the substrate includes a contact pad region. A passivation layer stack includes at least one passivation layer. The passivation layer stack is formed over the surface region and adjacent to the contact pad region. An upper portion of the passivation layer stack is removed in, in a portion of the passivation layer stack proximate the contact pad region.Type: GrantFiled: October 19, 2010Date of Patent: March 11, 2014Assignee: Infineon Technologies AGInventors: Markus Hammer, Guenther Ruhl, Andreas Strasser, Michael Melzl, Reinhard Goellner, Doerthe Groteloh
-
Publication number: 20140060617Abstract: The semiconductor device has a conductive substrate formed from a conductive material, a nonconductive layer provided on at least part of the surface of the conductive substrate, plural semiconductor elements provided on this nonconductive layer, wiring that electrically connects the plural semiconductor elements, and at least one electrical connection part between the nonconductive layer and semiconductor elements or wiring. The semiconductor element for which the potential difference with the conductive substrate is the greatest is disposed in a position other than the geometric terminal of the arrangement created by the plural semiconductor elements.Type: ApplicationFiled: November 12, 2013Publication date: March 6, 2014Applicant: FUJIFILM CorporationInventors: Youta MIYASHITA, Haruo YAGO, Shigenori YUYA
-
Publication number: 20140061642Abstract: Various aspects of an approach for routing die signals in an interior portion of a die using external interconnects are described herein. The approach provides for contacts coupled to circuits in the interior portion of the die, where the contacts are exposed to an exterior portion of the die. The external interconnects are configured to couple these contacts so that signals from the circuits in the interior portion of the die may be routed externally to the die. In various aspects of the disclosed approach, the external interconnects are protected by a packaging for the die.Type: ApplicationFiled: March 14, 2013Publication date: March 6, 2014Applicant: QUALCOMM IncorporatedInventors: Vaishnav Srinivas, Bernie Jord Yang, Michael Brunolli, David Ian West, Charles David Paynter
-
Patent number: 8664777Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes traces interconnecting integrated circuit bond-pads to UBMs. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces arranged underneath the UBMs as to absorb stress from solder bumps attached to the UMBs. Traces beneath the UBMs protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: GrantFiled: October 8, 2012Date of Patent: March 4, 2014Assignee: ATI Technologies ULCInventors: Roden Topacio, Gabriel Wong
-
Patent number: 8664776Abstract: A semiconductor device has a semiconductor chip and a first interconnection tape. The semiconductor chip has a plurality of first electrode pads arranged on a first surface. The first interconnection tape is in contact with each of the plurality of first electrode pads such that the plurality of first electrode pads are electrically connected with each other.Type: GrantFiled: January 25, 2011Date of Patent: March 4, 2014Assignee: Renesas Electronics CorporationInventor: Hiroki Yamamoto
-
Patent number: 8664041Abstract: A method and device for preventing the bridging of adjacent metal traces in a bump-on-trace structure. An embodiment comprises determining the coefficient of thermal expansion (CTE) and process parameters of the package components. The design parameters are then analyzed and the design parameters may be modified based on the CTE and process parameters of the package components.Type: GrantFiled: April 12, 2012Date of Patent: March 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Jen Tseng, Guan-Yu Chen, Sheng-Yu Wu, Chen-Hua Yu, Mirng-Ji Lii, Chen-Shien Chen, Tin-Hao Kuo
-
Publication number: 20140054801Abstract: An electronic device includes a core circuit and multiple pad units. The core circuit includes multiple core MOS and the multiple pad units are respectively electrically connected to the core circuit. Each pad unit includes at least one pad MOS. A core gate in each core MOS and a pad gate in each pad MOS extend along the same direction or extend parallel with each other.Type: ApplicationFiled: August 19, 2013Publication date: February 27, 2014Applicant: Realtek Semiconductor Corp.Inventors: Ta-Hsun Yeh, Tay-Her Tsaur, Cheng-Cheng Yen
-
Publication number: 20140054739Abstract: There is provided a semiconductor device including a substrate made from a semiconductor material, and layers that are made from plural kinds of materials and formed over the substrate. An opening portion that is formed to penetrate at least a layer formed as an insulating film among the layers formed over the substrate and expose a surface of an electrode pad is filled with aluminum or an aluminum alloy.Type: ApplicationFiled: July 19, 2013Publication date: February 27, 2014Inventor: Takatoshi Kameshima
-
Patent number: 8659149Abstract: Galvanic isolation between a high-voltage die and a low-voltage die in a multi-die chip is provided by a galvanic isolation die that physically supports the high-voltage die and the low-voltage die, and provides capacitive structures with high breakdown voltages that allow the high-voltage die to capacitively communicate with the low-voltage die.Type: GrantFiled: August 9, 2011Date of Patent: February 25, 2014Assignee: National Semiconductor CorporationInventors: William French, Peter J. Hopper, Ann Gabrys
-
Publication number: 20140048947Abstract: A system package includes an interposer, a control chip mounted onto the interposer, and first and second semiconductor chips mounted onto the interposer and electrically coupled to the control chip through the interposer. The first and second chips are configured to operate under the control of the control chip. The first semiconductor chip is positioned along one side of the control chip, and the second semiconductor chip is positioned along another side of the control chip.Type: ApplicationFiled: December 19, 2012Publication date: February 20, 2014Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Dong Uk Lee, Sang Hoon Shin
-
Patent number: 8652877Abstract: A layered chip package includes a main body, and wiring that includes a plurality of wires disposed on a side surface of the main body. The main body includes a plurality of stacked layer portions. A method of manufacturing the layered chip package includes the step of fabricating a layered substructure and the step of cutting the layered substructure. The layered substructure includes: a plurality of arrayed pre-separation main bodies; a plurality of accommodation parts disposed between two adjacent pre-separation main bodies; and a plurality of preliminary wires accommodated in the accommodation parts. The accommodation parts are formed in a photosensitive resin layer by photolithography. In the step of cutting the layered substructure, the plurality of pre-separation main bodies are separated from each other, and the wires are formed by the preliminary wires.Type: GrantFiled: December 6, 2010Date of Patent: February 18, 2014Assignees: Headway Technologies, Inc., SAE Magnetics (H.K.) Ltd.Inventors: Yoshitaka Sasaki, Hiroyuki Ito, Hiroshi Ikejima, Atsushi Iijima
-
Patent number: 8653636Abstract: A contactless communication medium which can prevent invasion of static electricity and has an outer surface which can satisfy requirements on the flatness thereof. The contactless communication medium has a sealing member including an insulating layer and a conductive layer provided in a stacked manner and having a shape covering an IC module is located such that the insulating layer is on the IC module side. Owing to this, static electricity coming from outside is diffused by the conductive layer and blocked by the insulating layer. Thus, adverse influence of the static electricity on the IC module is prevented. The contactless communication medium can also satisfy the requirements on the flatness of an outer surface thereof.Type: GrantFiled: August 25, 2010Date of Patent: February 18, 2014Assignee: Toppan Printing Co., Ltd.Inventors: Junsuke Tanaka, Yoshiyuki Mizuguchi
-
Patent number: 8653674Abstract: A redistribution pattern is formed on active surfaces of electronic components while still in wafer form. The redistribution pattern routes bond pads of the electronic components to redistribution pattern terminals on the active surfaces of the electronic components. The bond pads are routed to the redistribution pattern terminals while still in wafer form, which is a low cost and high throughput process, i.e., very efficient process.Type: GrantFiled: September 15, 2011Date of Patent: February 18, 2014Inventors: Robert Francis Darveaux, Brett Arnold Dunlap, Ronald Patrick Huemoeller
-
Patent number: 8653669Abstract: A semiconductor package including a semiconductor chip; a base member on which the semiconductor chip is mounted; a plurality of leads formed on the base member, the leads including inner ends electrically connected to the semiconductor chip and outer ends; and an index for identifying locations of specific leads.Type: GrantFiled: April 10, 2013Date of Patent: February 18, 2014Assignee: Lapis Semiconductor Co., Ltd.Inventor: Tae Yamane
-
Patent number: 8652883Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: March 15, 2013Date of Patent: February 18, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8653668Abstract: A bonding structure and a copper bonding wire for semiconductor device include a ball-bonded portion formed by bonding to the aluminum electrode a ball formed on a front end of the copper bonding wire. After being heated at any temperature between 130° C. and 200° C., the ball-bonded portion exhibits a relative compound ratio R1 of 40-100%, the relative compound ratio R1 being a ratio of a thickness of a Cu—Al intermetallic compound to thicknesses of intermetallic compounds that are composed of Cu and Al and formed on a cross-sectional surface of the ball-bonded portion.Type: GrantFiled: February 3, 2011Date of Patent: February 18, 2014Assignees: Nippon Steel & Sumikin Materials Co., Ltd., Nippon Micrometal CorporationInventors: Tomohiro Uno, Takashi Yamada, Atsuo Ikeda
-
Publication number: 20140042631Abstract: A semiconductor component having improved thermomechanical durability has in a semiconductor substrate at least one cell comprising a first main electrode zone, a second main electrode zone and a control electrode zone lying in between. For making contact with the main electrode zone, at least one metallization layer composed of copper or a copper alloy is provided which is connected to at least one bonding electrode which likewise comprises copper or a copper alloy.Type: ApplicationFiled: October 15, 2013Publication date: February 13, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Matthias STECHER
-
Patent number: 8648478Abstract: A heat sink includes a first adhesive layer, and a heat dissipation layer disposed on the first adhesive layer, and has ventilation ports that extend therethrough including through the first adhesive layer and the heat dissipation layer. The heat sink forms an outermost part of a semiconductor package. Thus, when the heat sink is bonded via its adhesive layer to underlying structure during a manufacturing process, the ventilation ports allow air to pass therethrough. As a result, air is not trapped in the form of bubbles between the heat sink and the underlying structure.Type: GrantFiled: June 13, 2011Date of Patent: February 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Wook Yoo, Kyoung-Sei Choi, Eun-Seok Cho, Mi-Na Choi, Hee-Jung Hwang, Se-Ran Bae
-
Patent number: 8648477Abstract: A semiconductor chip package including a film substrate and a semiconductor chip loaded on the semiconductor chip is provided. The semiconductor chip includes a plurality of input pads and a plurality of output pads. A power supply input pad of the input pads is formed at a different edge from an edge of the semiconductor chip where other input pads are formed. The film substrate includes input lines and output lines. The input lines of the film substrate are connected to the corresponding input pads of the semiconductor chip, and the output lines thereof are connected to the corresponding output pads of the semiconductor chip.Type: GrantFiled: July 14, 2010Date of Patent: February 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-han Kim
-
Patent number: 8642384Abstract: A semiconductor device has a substrate and first conductive layer formed over the substrate. An insulating layer is formed over the first substrate with an opening over the first conductive layer. A second conductive layer is formed within the opening of the insulating layer. A portion of the second conductive layer is removed to expose a horizontal surface and side surfaces of the second conductive layer below a surface of the insulating layer. The second conductive layer has non-linear surfaces to extend a contact area of the second conductive layer. The horizontal surface and side surfaces can be stepped surfaces or formed as a ring. A third conductive layer is formed over the second conductive layer. A plurality of bumps is formed over the horizontal surface and side surfaces of the second conductive layer. A semiconductor die is mounted to the substrate.Type: GrantFiled: March 9, 2012Date of Patent: February 4, 2014Assignee: STATS ChipPAC, Ltd.Inventors: JaeHyun Lee, KiYoun Jang, KyungHoon Lee, TaeWoo Lee
-
Patent number: 8643193Abstract: A plurality of semiconductor chips may be stacked on the substrate, and each of them may include at least one electrode pad. At least one of the plurality of semiconductor chips may include at least one redistribution pad configured to electrically connect with the at least one electrode pad.Type: GrantFiled: September 28, 2012Date of Patent: February 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Hye-Jin Kim, Byung-Seo Kim, Sunpil Youn
-
Patent number: 8643189Abstract: A packaged semiconductor die has a die support mounting surface mounted to a die support having external connectors. A die connection pad surface opposite to die supporting mount surface has associated die connection pads that are circuit nodes of the semiconductor die. The die connection pad surface also has a power rail pad. The power rail pad has a surface area larger than surface areas of the die connection pads. Bond wires electrically couple the power rail pad to two or more of the die connection pads.Type: GrantFiled: July 17, 2012Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Boon Yew Low, Navas Khan Oratti Kalandar, Lan Chu Tan
-
Patent number: 8643179Abstract: Provided are a bump structure includes a first bump and a second bump, a semiconductor package including the same, and a method of manufacturing the same. The bump structure includes: first bump provided on a connection pad of a substrate, the first bump including a plurality of nano-wires extending from the connection pad and a body connecting end portions of the plurality of nano-wires; and a second bump provided on the body of the first bump.Type: GrantFiled: September 22, 2011Date of Patent: February 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-Hyeok Im, Jong-Yeon Kim, Tae-Je Cho, Un-Byoung Kang
-
Patent number: 8643175Abstract: A multi-channel package has at least four channels and includes a package substrate having a first surface and a second surface, semiconductor chips mounted on the first surface of the package substrate, and external connection terminals disposed on the second surface of the package substrate and electrically connected to the semiconductor chips by the at least four channels. Each channel is dedicated to one or a group of the chips. An electronic system includes a main board, at least one such multi-channel package mounted on the main board, and a controller package that is mounted on the main board, has 4n channels (wherein n?2) and controls the at least one multi-channel package.Type: GrantFiled: July 5, 2012Date of Patent: February 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Kil-Soo Kim, Sun-Pil Youn
-
Patent number: 8637972Abstract: A semiconductor die substrate panel is disclosed including a minimum kerf width between adjoining semiconductor package outlines on the panel, while ensuring electrical isolation of plated electrical terminals. By reducing the width of a boundary between adjoining package outlines, additional space is gained on a substrate panel for semiconductor packages.Type: GrantFiled: June 8, 2007Date of Patent: January 28, 2014Assignee: SanDisk Technologies Inc.Inventors: Chih-Chin Liao, Ning Ye, Cheemen Yu, Jack Chang Chien, Hem Takiar
-
Patent number: 8637983Abstract: An integrated circuit (IC) product includes a redistribution layer (RDL) having at least one conductive layer configured to distribute electrical information from one location to another location in the IC. The RDL also includes a plurality of wire bond pads and a plurality of solder pads. The plurality of solder pads each includes a solder wettable material that is in direct electrical communication with the RDL.Type: GrantFiled: December 19, 2008Date of Patent: January 28, 2014Assignee: ATI Technologies ULCInventors: Liane Martinez, Roden R. Topacio, Yip Seng Low
-
Patent number: 8633593Abstract: A semiconductor device includes a semiconductor substrate; and a through electrode that penetrates the semiconductor substrate. The semiconductor substrate has a groove structure that is positioned between a peripheral edge of the semiconductor substrate and the through electrode.Type: GrantFiled: March 22, 2012Date of Patent: January 21, 2014Assignee: Elpida Memory, Inc.Inventors: Akira Ide, Koji Torii
-
Patent number: 8633064Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's sprinted circuit board.Type: GrantFiled: March 15, 2013Date of Patent: January 21, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8633592Abstract: In one embodiment, an interconnect structure between an integrated circuit (IC) chip and a substrate comprises a plurality of materials.Type: GrantFiled: July 26, 2011Date of Patent: January 21, 2014Assignee: Cisco Technology, Inc.Inventors: Michael G. Lee, Chihiro Uchibori
-
Patent number: 8633596Abstract: A semiconductor package includes a semiconductor device including a plurality of signal pads and a plurality of auxiliary pads which are alternatively arranged in a predetermined direction, and a package board including a plurality of signal bond fingers, a plurality of first power supply voltage bond fingers, and a plurality of second power supply voltage bond fingers. The signal pads are connected respectively to the signal bond fingers by first wires. The first power supply voltage bond fingers and the second power supply voltage bond fingers are connected respectively to the auxiliary pads by second wires. The first wires are disposed between those of the second wires which are connected to the first power supply voltage bond fingers and those of the second wires which are connected to the second power supply voltage bond fingers.Type: GrantFiled: November 8, 2011Date of Patent: January 21, 2014Inventors: Mitsuaki Katagiri, Ken Iwakura, Yutaka Uematsu
-
Patent number: 8629550Abstract: A printed wiring board including a core substrate, a build-up layer formed over the core substrate and including a first insulating layer, a conductor layer formed over the first insulating layer, and a second insulating layer formed over the conductor layer, and one or more wiring patterns formed over the first insulating layer. The conductor layer includes conductor portions, and the conductor portions have notched portions, respectively, facing each other across the wiring pattern.Type: GrantFiled: August 9, 2011Date of Patent: January 14, 2014Assignee: IBIDEN Co., Ltd.Inventors: Naohiro Hirose, Takashi Kariya, Yoji Mori
-
Patent number: 8629005Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: March 15, 2013Date of Patent: January 14, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8629557Abstract: Structures and methods for detecting solder wetting of pedestal sidewalls. The structure includes a semiconductor wafer having an array of integrated circuit chips, each of the integrated circuit chips having an array of chip pedestals having respective chip solder columns on top of the chip pedestals, the pedestals spaced apart a first distance in a first direction and a spaced apart second distance in second direction perpendicular to the first direction; and at least one monitor structure disposed in different regions of the wafer from the integrated circuit chips, the monitor structure comprising at least a first pedestal and a first solder column on a top surface of the first pedestal and a second pedestal and a second solder column on a top surface of the second pedestal, the first and the second pedestals spaced apart a third distance, the third distance less than the first and the second distances.Type: GrantFiled: March 8, 2012Date of Patent: January 14, 2014Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8629552Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: December 31, 2012Date of Patent: January 14, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Publication number: 20140008820Abstract: A method for forming a semiconductor device is disclosed. A method for forming a semiconductor device includes forming a first bit line contact over a semiconductor substrate, forming a second bit line contact that is coupled to the first bit line contact and has a larger width than the first bit line contact, and forming a bit line over the second bit line contact. When using the semiconductor device having a buried gate, although the bit line is formed to have a small width and the bit line pattern is misaligned, the method prevents incorrect coupling between a bit line and a bit line contact, so that it basically deteriorates unique characteristics of the semiconductor device.Type: ApplicationFiled: September 5, 2013Publication date: January 9, 2014Applicant: SK HYNIX INC.Inventor: Hyun Jung KIM
-
Methods of manufacture of bottom port multi-part surface mount silicon condenser microphone packages
Patent number: 8623710Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: March 15, 2013Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini -
Patent number: 8624384Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: November 2, 2012Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8624385Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: December 31, 2012Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8624387Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: December 31, 2012Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini