Making N- Or P-doped Regions (epo) Patents (Class 257/E21.042)
-
Patent number: 8101492Abstract: One or more embodiments relate to a method of forming a semiconductor device, including: providing a substrate; forming a gate stack over the substrate, the gate stack including a control gate over a charge storage layer; forming a conductive layer over the gate stack; etching the conductive layer to remove a portion of the conductive layer; and forming a select gate, the forming the select gate comprising etching a remaining portion of the conductive layer.Type: GrantFiled: September 23, 2009Date of Patent: January 24, 2012Assignee: Infineon Technologies AGInventors: John Power, Danny Pak-Chum Shum
-
Patent number: 8101927Abstract: A masking apparatus includes a mask positioned upstream of a target positioned for treatment with ions. The mask is sized relative to the target to cause a first half of the target to be treated with a selective treatment of ions through the mask and a second half of the target to be treated with a blanket treatment of ions unimpeded by the mask during a first time interval. The masking apparatus also includes a positioning mechanism to change a relative position of the mask and the target so that the second half of the target is treated with the selective treatment of ions and the first half of the target is treated with the blanket implant during a second time interval. An ion implanter having the masking apparatus is also provided.Type: GrantFiled: May 7, 2010Date of Patent: January 24, 2012Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Charles T. Carlson, William T. Weaver
-
Patent number: 8072043Abstract: A semiconductor component and a method for manufacturing such a semiconductor component which has a resistance behavior which depends heavily on the temperature. This resistance behavior is obtained by a special multi-layer structure of the semiconductor component, one layer being designed in such a way that, for example, multiple p-doped regions are present in an n-doped region, said regions being short-circuited on one side via a metal-plated layer. For example, the semiconductor component may be used for reducing current peaks, by being integrated into a conductor. In the cold state, the semiconductor component has a high resistance which becomes significantly lower when the semiconductor component is heated as a result of the flowing current.Type: GrantFiled: September 12, 2005Date of Patent: December 6, 2011Assignee: Robert Bosch GmbHInventors: Peter Flohrs, Alfred Goerlach, Peter Urbach, Wolfgang Feiler, Ning Qu, Klaus Heyers
-
Patent number: 8048787Abstract: Provided are a semiconductor device and a method of forming the same. The method may include forming a gate dielectric layer including a plurality of elements on a substrate; supplying a specific element to the gate dielectric layer; forming a product though reacting the specific element with at least one of the plurality of elements; and removing the product.Type: GrantFiled: September 14, 2009Date of Patent: November 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sangjin Hyun, Yugyun Shin, Hagju Cho, Hyung-seok Hong
-
Patent number: 8048753Abstract: Shallow trench isolation silicon-on-insulator (SOI) devices are formed with improved charge protection. Embodiments include an SOI film diode and a P+ substrate junction as a charging protection device. Embodiments also include a conductive path from the SOI transistor drain, through a conductive contact, a metal line, a second conductive contact, an SOI diode, isolated from the transistor, a third conductive contact, a second conductive line, and a fourth conductive contact to a P+-doped substrate contact in the bulk silicon layer of the SOI substrate.Type: GrantFiled: June 12, 2009Date of Patent: November 1, 2011Assignee: Globalfoundries Inc.Inventors: Jingrong Zhou, David Wu, James F. Buller
-
Patent number: 8048754Abstract: An object is to provide a single crystal semiconductor layer with extremely favorable characteristics without performing CMP treatment or heat treatment at high temperature. Further, an object is to provide a semiconductor substrate (or an SOI substrate) having the above single crystal semiconductor layer. A first single crystal semiconductor layer is formed by a vapor-phase epitaxial growth method on a surface of a second single crystal semiconductor layer over a substrate; the first single crystal semiconductor layer and a base substrate are bonded to each other with an insulating layer interposed therebetween; and the first single crystal semiconductor layer and the second single crystal semiconductor layer are separated from each other at an interface therebetween so as to provide the first single crystal semiconductor layer over the base substrate with the insulating layer interposed therebetween. Thus, an SOI substrate can be manufactured.Type: GrantFiled: September 23, 2009Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Akihisa Shimomura, Fumito Isaka, Sho Kato, Takashi Hirose
-
Patent number: 8012818Abstract: A method of manufacturing a semiconductor device based on a SiC substrate involves forming an oxide layer on a Si-terminated face of the SiC substrate at an oxidation rate sufficiently high to achieve a near interface trap density below 5×1011 cm?2; and annealing the oxidized SiC substrate in a hydrogen-containing environment, to passivate deep traps formed in the oxide-forming step, thereby enabling manufacturing of a SiC-based MOSFET having improved inversion layer mobility and reduced threshold voltage. It has been found that the density of DTs increases while the density of NITs decreases when the Si-face of the SiC substrate is subject to rapid oxidation. The deep traps formed during the rapid oxidation can be passivated by hydrogen annealing, thus leading to a significantly decreased threshold voltage for a semiconductor device formed on the oxide.Type: GrantFiled: August 29, 2007Date of Patent: September 6, 2011Assignee: NXP B.V.Inventors: Thomas C. Roedle, Elnar O. Sveinbjornsson, Halldor O. Olafsson, Gudjon I. Gudjonsson, Carl F. Allerstam
-
Patent number: 7948017Abstract: A method of forming an imaging array includes providing a single crystal silicon substrate having an internal separation layer, forming a patterned conductive layer proximate a first side of the single crystal silicon substrate, forming an electrically conductive layer on the first side of the single crystal silicon substrate and in communication with the patterned conductive layer, securing the single crystal silicon substrate having the patterned conductive layer and electrically conductive layer formed thereon to a glass substrate with the first side of the single crystal silicon substrate proximate the glass substrate, separating the single crystal silicon substrate at the internal separation layer to create an exposed surface opposite the first side of the single crystal silicon substrate and forming an array comprising a plurality of photosensitive elements and readout elements on the exposed surface.Type: GrantFiled: June 19, 2009Date of Patent: May 24, 2011Assignee: Carestream Health, Inc.Inventors: Timothy J. Tredwell, Jackson Lai
-
Publication number: 20110068350Abstract: Semiconductor devices and methods for making such devices are provided. One such method may include forming a transparent diamond layer having a SiC layer coupled thereto, where the SiC layer has a crystal structure that is substantially epitaxially matched to the transparent diamond layer, forming epitaxially a plurality of semiconductor layers on the SiC layer, and coupling a diamond substrate to at least one of the plurality of semiconductor layers such that the diamond support is oriented parallel to the transparent diamond layer. In one aspect such a method may further include electrically coupling at least one of a p-type electrode or an n-type electrode to at least one of the plurality of semiconductor layers.Type: ApplicationFiled: May 31, 2007Publication date: March 24, 2011Inventor: Chien-Min Sung
-
Patent number: 7910479Abstract: A method for manufacturing a photodiode array includes providing a semiconductor substrate having first and second main surfaces opposite to each other. The semiconductor substrate has a first layer of a first conductivity proximate the first main surface and a second layer of a second conductivity proximate the second main surface. A via is formed in the substrate which extends to a first depth position relative to the first main surface. The via has a first aspect ratio. Generally simultaneously with forming the via, an isolation trench is formed in the substrate spaced apart from the via which extends to a second depth position relative to the first main surface. The isolation trench has a second aspect ratio different from the first aspect ratio.Type: GrantFiled: March 26, 2009Date of Patent: March 22, 2011Assignee: Icemos Technology Ltd.Inventors: Robin Wilson, Conor Brogan, Hugh J. Griffin, Cormac MacNamara
-
Patent number: 7910486Abstract: A method for forming a semiconductor device includes forming a nanotube region using a thin epitaxial layer formed on the sidewall of a trench in the semiconductor body. The thin epitaxial layer has uniform doping concentration. In another embodiment, a first thin epitaxial layer of the same conductivity type as the semiconductor body is formed on the sidewall of a trench in the semiconductor body and a second thin epitaxial layer of the opposite conductivity type is formed on the first epitaxial layer. The first and second epitaxial layers have uniform doping concentration. The thickness and doping concentrations of the first and second epitaxial layers and the semiconductor body are selected to achieve charge balance. In one embodiment, the semiconductor body is a lightly doped P-type substrate. A vertical trench MOSFET, an IGBT, a Schottky diode and a P-N junction diode can be formed using the same N-Epi/P-Epi nanotube structure.Type: GrantFiled: June 12, 2009Date of Patent: March 22, 2011Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Hamza Yilmaz, Xiaobin Wang, Anup Bhalla, John Chen, Hong Chang
-
Patent number: 7897495Abstract: Methods for formation of epitaxial layers containing silicon are disclosed. Specific embodiments pertain to the formation and treatment of epitaxial layers in semiconductor devices, for example, Metal Oxide Semiconductor Field Effect Transistor (MOSFET) devices. In specific embodiments, the formation of the epitaxial layer involves exposing a substrate in a process chamber to deposition gases including two or more silicon source such as silane and a higher order silane. Embodiments include flowing dopant source such as a phosphorus dopant, during formation of the epitaxial layer, and continuing the deposition with the silicon source gas without the phosphorus dopant.Type: GrantFiled: December 12, 2006Date of Patent: March 1, 2011Assignee: Applied Materials, Inc.Inventors: Zhiyuan Ye, Andrew M. Lam, Yihwan Kim
-
Patent number: 7884029Abstract: A solar cell having an improved structure of rear surface includes a p-type doped region, a dense metal layer, a loose metal layer, at least one bus bar opening, and solderable material on or within the bus bar opening. The solderable material contacts with the dense aluminum layer. The improved structure in rear surface increases the light converting efficiency, and provides a good adhesion between copper ribbon and solar cell layer thereby providing cost advantages and reducing the complexity in manufacturing. A solar module and solar system composed of such solar cell are also disclosed.Type: GrantFiled: June 9, 2009Date of Patent: February 8, 2011Assignee: DelSolar Co., Ltd.Inventors: Shih-Cheng Lin, Wei-Chih Chang, Yi-Chin Chou, Chorng-Jye Huang, Pin-Sheng Wang
-
Patent number: 7867802Abstract: LED devices incorporating diamond materials and methods for making such devices are provided. One such method may include forming epitaxially a substantially single crystal SiC layer on a substantially single crystal Si wafer, forming epitaxially a substantially single crystal diamond layer on the SiC layer, doping the diamond layer to form a conductive diamond layer, removing the Si wafer to expose the SiC layer opposite to the conductive diamond layer, forming epitaxially a plurality of semiconductor layers on the SiC layer such that at least one of the semiconductive layers contacts the SiC layer, and coupling an n-type electrode to at least one of the semiconductor layers such that the plurality of semiconductor layers is functionally located between the conductive diamond layer and the n-type electrode.Type: GrantFiled: January 12, 2010Date of Patent: January 11, 2011Inventor: Chien-Min Sung
-
Patent number: 7838400Abstract: A method of manufacturing a solar cell is provided. One surface of a semiconductor substrate is doped with a n-type dopant. The substrate is then subjected to a thermal oxidation process to form an oxide layer on one or both surfaces of the substrate. The thermal process also diffuses the dopant into the substrate, smoothing the concentration profile. The smoothed concentration gradient enables the oxide layer to act as a passivating layer. Anti-reflective coatings may be applied over the oxide layers, and a reflective layer may be applied on the surface opposite the doped surface to complete the solar cell.Type: GrantFiled: July 17, 2008Date of Patent: November 23, 2010Assignee: Applied Materials, Inc.Inventor: Peter Borden
-
Publication number: 20100264426Abstract: In one embodiment, a charge storage device can include: a first node having a plurality of n-type diamond layers connected together; and a second node having a plurality of p-type diamond layers connected together, the plurality of p-type diamond layers being interleaved with the plurality of n-type diamond layers, where each of the plurality of diamond layers is formed using chemical vapor deposition (CVD).Type: ApplicationFiled: April 21, 2009Publication date: October 21, 2010Inventor: Christopher Blair
-
Patent number: 7816221Abstract: High frequency performance of (e.g., silicon) bipolar devices (40, 100, 100?) is improved by reducing the capacitive coupling (Cbc) between the extrinsic base contact (46) and the collector (44, 44?, 44?). A dielectric ledge (453, 453?) is created during fabrication to separate the extrinsic base contract (46) from the collector (44, 44?, 44?) periphery (441). The dielectric ledge (453, 453?) underlies the transition region (461) where the extrinsic base contact (46) is coupled to the intrinsic base. (472) During device fabrication, a multi layer dielectric stack (45) is formed adjacent the intrinsic base (472) that allows the simultaneous creation of an undercut region (457, 457?) in which the intrinsic base (472) to extrinsic base contact (46) transition region (461) can be formed.Type: GrantFiled: June 26, 2008Date of Patent: October 19, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Jay P. John, James A. Kirchgessner
-
Patent number: 7799626Abstract: A lateral DMOS device and a fabrication method therefor that may include forming a second conductive type well in a first conductive type semiconductor substrate and forming a Schottky contact in contact with the second conductive type well in a Schottky diode region, thereby preventing breakdown of the device due to high voltage.Type: GrantFiled: June 5, 2008Date of Patent: September 21, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Sung-Man Pang
-
Publication number: 20100171092Abstract: A new single optical interband transition occurs at the corresponding p-doping state of the carbon nanotubes in the VIS-NIR region when the degree of p-doping of carbon nanotubes is increased beyond a certain degree. P-doped carbon nanotubes to exhibit the new single optical interband transition in the VIS-NIR region may be used for devices so as to improve sensitivity and selectivity of the devices.Type: ApplicationFiled: February 12, 2009Publication date: July 8, 2010Applicant: Samsung Electronics Co., Ltd.Inventors: Seonmi YOON, Jaeyoung CHOI, Hyeon Jin SHIN, Young Hee LEE, Ki Kang KIM
-
Patent number: 7723172Abstract: Methods for manufacturing trench type semiconductor devices containing thermally unstable refill materials are provided. A disposable material is used to fill the trenches and is subsequently replaced by a thermally sensitive refill material after the high temperature processes are performed. Trench type semiconductor devices manufactured according to method embodiments are also provided.Type: GrantFiled: February 12, 2008Date of Patent: May 25, 2010Assignee: Icemos Technology Ltd.Inventor: Takeshi Ishiguro
-
Publication number: 20100102292Abstract: A semiconductor graphene is used for a channel layer, and a metal graphene is used for electrode layers for a source, a drain, and a gate which serve as interconnections as well. An oxide is used for a gate insulating layer. The channel layer and the electrode layers are located on the same plane.Type: ApplicationFiled: February 27, 2008Publication date: April 29, 2010Applicant: NEC CorporationInventors: Hidefumi Hiura, Fumiyuki Nihei, Tetsuya Tada, Toshihiko Kanayama
-
Patent number: 7683409Abstract: An image sensor including a second line formed at an upper part of a photodiode region as a transparent electrode for passing light. The second line is composed of a polymeric material having transparency and conductivity.Type: GrantFiled: April 20, 2008Date of Patent: March 23, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Ji-Ho Hong
-
Publication number: 20100006858Abstract: Semiconductor devices and methods for making such devices are provided. One such method may include forming an epitaxial layer of single crystal SiC on a single crystal Si growth substrate, forming an epitaxial diamond layer on the layer of SiC, forming a Si layer on the diamond layer, bonding a SiO2 surface of a Si carrier substrate to the Si layer, and removing the Si growth substrate to expose the SiC layer. In yet another aspect, a semiconductor layer may be deposited onto the SiC layer. The semiconductor layer may further be deposited epitaxially.Type: ApplicationFiled: May 31, 2007Publication date: January 14, 2010Inventor: Chien-Min Sung
-
Publication number: 20090260680Abstract: Materials, devices, and methods for enhancing performance of electronic devices such as solar cells, thermoelectric conversion devices and other electronic devices are provided. In one aspect, for example, an electronic device is provided. Such a device may include a charge carrier separation layer further including a layer of a P-type material comprising copper, gallium, indium and at least one member selected from the group consisting of selenide and sulfide, and a layer of an N-type material adjacent to the P-type material, where the N-type material includes diamond-like carbon doped with an N dopant. The electronic device may further include a first electrode adjacent to the layer of P-type material of the charge carrier separation layer opposite to the N-type material.Type: ApplicationFiled: February 20, 2009Publication date: October 22, 2009Inventor: Chien-Min Sung
-
Patent number: 7579273Abstract: A method for manufacturing a photodiode array includes providing a semiconductor substrate having first and second main surfaces opposite to each other. The semiconductor substrate has a first layer of a first conductivity proximate the first main surface and a second layer of a second conductivity proximate the second main surface. A via is formed in the substrate which extends to a first depth position relative to the first main surface. The via has a first aspect ratio. Generally simultaneously with forming the via, an isolation trench is formed in the substrate spaced apart from the via which extends to a second depth position relative to the first main surface. The isolation trench has a second aspect ratio different from the first aspect ratio.Type: GrantFiled: August 10, 2007Date of Patent: August 25, 2009Assignee: Icemos Technology Ltd.Inventors: Robin Wilson, Conor Brogan, Hugh J. Griffin, Cormac MacNamara
-
Patent number: 7482218Abstract: A transistor formed on a semiconductor substrate of a first conductivity type in a well formed in the substrate and doped with the first conductivity type to an impurity level higher than that of the substrate. A drain doped to a second conductivity type opposite to said first conductivity type is disposed in the well. A pair of opposed source regions doped to the second conductivity type are disposed in the well and are electrically coupled together. They are separated from opposing outer edges of the drain region by channels. A pair of gates are electrically coupled together and disposed above and insulated from the channels. A region of the well disposed below the drain is doped so as to reduce capacitive coupling between the drain and the well.Type: GrantFiled: February 21, 2007Date of Patent: January 27, 2009Assignee: Actel CorporationInventors: John McCollum, Fethi Dhaoui
-
Publication number: 20080210950Abstract: Materials, devices, and methods for enhancing performance of electronic devices such as solar cells, fuels cells, LEDs, thermoelectric conversion devices, and other electronic devices are disclosed and described. A diamond-like carbon electronic device can include a conductive diamond-like carbon cathode having specified carbon, hydrogen and sp2 bonded carbon contents. In some cases, the sp2 bonded carbon content may be sufficient to provide the conductive diamond-like carbon material with a visible light transmissivity of greater than about 0.70. A charge carrier separation layer can be coupled adjacent and between the diamond-like carbon cathode and an anode. The conductive diamond-like carbon material of the present invention can be useful for any other application which can benefit from the use of conductive and transparent electrodes which are also chemically inert, radiation damage resistance, and are simple to manufacture.Type: ApplicationFiled: August 14, 2007Publication date: September 4, 2008Inventor: Chien-Min Sung
-
Patent number: 7368317Abstract: The invention relates to a method of producing an n-type diamond. The inventive method comprises an n-doping stage during which a donor species is vacuum diffused in a diamond that was initially doped with an acceptor, in order to form donor groups containing the donor species, at a temperature that is less than or equal to the dissociation temperature of the complexes formed between the acceptor and the donor species.Type: GrantFiled: June 3, 2005Date of Patent: May 6, 2008Assignees: Centre National de la Recherche Scientifique-CNRS, Universite de Versailles St-Quentin En YvelinesInventors: Jacques Paul Marie Chevallier, Zephirin Symplice Teukam, Dominique Ballutaud
-
Patent number: 7329583Abstract: An structure for electrically isolating a semiconductor device is formed by implanting dopant into a semiconductor substrate that does not include an epitaxial layer. Following the implant the structure is exposed to a very limited thermal budget so that dopant does not diffuse significantly. As a result, the dimensions of the isolation structure are limited and defined, thereby allowing a higher packing density than obtainable using conventional processes which include the growth of an epitaxial layer and diffusion of the dopants. In one group of embodiments, the isolation structure includes a deep layer and a sidewall which together form a cup-shaped structure surrounding an enclosed region in which the isolated semiconductor device may be formed. The sidewalls may be formed by a series of pulsed implants at different energies, thereby creating a stack of overlapping implanted regions.Type: GrantFiled: February 25, 2005Date of Patent: February 12, 2008Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Patent number: 7276794Abstract: A process for forming a junction-isolated, electrically conductive via in a silicon substrate and a conductive apparatus to carry electrical signal from one side of a silicon wafer to the other side are provided. The conductive via is junction-isolated from the bulk of the silicon substrate by diffusing the via with a dopant that is different than the material of the silicon substrate. Several of the junction-isolated vias can be formed in a silicon substrate and the silicon wafer coupled to a second silicon substrate of a device that requires electrical connection. This process for forming junction-isolated, conductive vias is simpler than methods of forming metallized vias, especially for electrical devices more tolerant of both resistance and capacitance.Type: GrantFiled: March 2, 2005Date of Patent: October 2, 2007Assignee: Endevco CorporationInventor: Leslie B. Wilner
-
Patent number: 7144795Abstract: A semiconductor circuit with a depletion-mode transistor is formed with a method that eliminates the need for a separate mask and implant step to set the threshold voltage of the depletion-mode transistor. As a result, the method of the present invention reduces the cost and complexity associated with the fabrication of a semiconductor circuit that includes a depletion-mode transistor.Type: GrantFiled: December 4, 2003Date of Patent: December 5, 2006Assignee: National Semiconductor CorporationInventor: Terry Lines