Using Ion Im Plantation (epo) Patents (Class 257/E21.043)
-
Patent number: 7807537Abstract: After forming a silicon nitride film 14 on a silicon oxide film 12 covering one main surface of a semiconductor substrate 10 by a CVD method, argon ions Ar+ are doped to a part (where oxidation speed should be reduced) of the silicon nitride film 14 by an ion doping process using a resist layer as a mask in a condition of acceleration voltage at 100 keV and a dose amount of 5×1015 inos/cm2. Thereafter, by performing a thermal oxidation process to the silicon nitride film 14, a thin silicon oxide film 18a is formed in a non-ion doped part and a thick silicon oxide film 18b is formed in an ion doped part. This method for forming silicon oxide films can be applied to a method for manufacturing capacitors of a MOS type IC, etc. Moreover, a silicon oxynitride film can be used instead of the silicon nitride film.Type: GrantFiled: March 14, 2007Date of Patent: October 5, 2010Assignee: Yamaha CorporationInventors: Yoshiko Harada, Naotada Ogura
-
Patent number: 7790588Abstract: A dual gate of a semiconductor device includes a semiconductor substrate divided into a cell region with a recessed gate forming area and a peripheral region with PMOS and NMOS forming areas; first and second conductive type SiGe layers, the first conductive type SiGe layer being formed over the cell region and the PMOS forming area of the peripheral region, and the second conductive type SiGe layer being formed over the NMOS forming area of the peripheral region; first and second conductive type polysilicon layers, the first conductive type polysilicon layer being formed over the first conductive type SiGe layer and the second conductive type polysilicon layer being formed over the second conductive type SiGe layer; and a metallic layer and a hard mask layer stacked over the first and second conductive type polysilicon layers.Type: GrantFiled: January 2, 2008Date of Patent: September 7, 2010Assignee: Hynix Semiconductor Inc.Inventor: Young Hoon Kim
-
Patent number: 7713761Abstract: It is an object of the present invention to provide a doping apparatus, a doping method, and a method for fabricating a thin film transistor that can carry out doping to the carrier concentration which is optimum for obtaining the desired electric characteristic non-destructively and in an easy manner. In accordance with the present invention, an electric characteristic of a semiconductor element (threshold voltage in a transistor and the like) is correctly and precisely monitored by using a contact angle, and is controlled by controlling a doping method. In addition, the present invention can be momentarily acquired information by in-situ monitoring the characteristic and can be fed back without a time lag.Type: GrantFiled: May 18, 2007Date of Patent: May 11, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichi Koezuka, Naoto Yamade
-
Patent number: 7705429Abstract: A method for epitaxially forming a first semiconductor structure attached to a second semiconductor structure is provided. Devices and methods described include advantages such as reduced lattice mismatch at an epitaxial interface between two different semiconductor materials. One advantageous application of such an interface includes an electrical-optical communication structure. Methods such as deposition of layers at an elevated temperature provide easy formation of semiconductor structures with a modified lattice constant that permits an improved epitaxial interface.Type: GrantFiled: February 2, 2009Date of Patent: April 27, 2010Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 7674695Abstract: An electromegasonic wafer cleaning system is disclosed that is extremely important, if not essential, in the fabrication of advanced microelectronic devices having a line width or feature size of from 0.05 to 0.10 micron. A unique synergistic combination is provided wherein piezoelectric transducer means are operated at a tolerable power level, such as from 1 to 2 watts per square centimeter, to minimize the risk of harm to the extremely delicate microcircuits and wherein the face of each wafer is negatively charged to a temperate voltage, such as from 5 to 20 volts, sufficient to cause effective removal of colloidal or sub 0.4-micron contaminant particles. This unique wafer cleaning system supersedes and replaces the standard megasonic-assisted RCA-type wet wafer cleaning systems which have never been able to eliminate or provide efficient purging of harmful sub 0.1-micron particles.Type: GrantFiled: October 25, 2004Date of Patent: March 9, 2010Inventor: Ted A. Loxley
-
Patent number: 7663125Abstract: An ion beam current uniformity monitor, ion implanter and related method are disclosed. In one embodiment, the ion beam current uniformity monitor includes an ion beam current measurer including a plurality of measuring devices for measuring a current of an ion beam at a plurality of locations; and a controller for maintaining ion beam current uniformity based on the ion beam current measurements by the ion beam current measurer.Type: GrantFiled: March 29, 2007Date of Patent: February 16, 2010Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: William G. Callahan, Morgan D. Evans, George M. Gammel, Norman E. Hussey, Gregg A. Norris, Joseph C. Olson
-
Patent number: 7491631Abstract: A method of fabricating a structure and fabricating related semiconductor transistors and novel semiconductor transistor structures. The method of fabricating the structure includes: providing a substrate having a top surface; forming an island on the top surface of the substrate, a top surface of the island parallel to the top surface of the substrate, a sidewall of the island extending between the top surface of the island and the top surface of the substrate; forming a plurality of carbon nanotubes on the sidewall of the island; and performing an ion implantation, the ion implantation penetrating into the island and blocked from penetrating into the substrate in regions of the substrate masked by the island and the carbon nanotubes.Type: GrantFiled: June 4, 2007Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Charles W. Koburger, III
-
Patent number: 7488638Abstract: A method for fabricating integrable PMOSFET semiconductor structures in a P-doped substrate which are distinguished by a high dielectric strength is provided. In order to fabricate the PMOSFET semiconductor structure, a mask is applied to a semiconductor substrate for the definition of a window delimited by a peripheral edge. An N-doped well is thereupon produced in the P-doped semiconductor substrate by means of high-voltage ion implantation through the window delimited by the mask, the edge zone of said N-doped well reaching as far as the surface of the semiconductor substrate. The individual regions for the source, drain and bulk of the PMOSFET semiconductor structure are then produced in the P-doped inner zone enclosed by the well. The P-doped inner zone forms the drift zone of the PMOSFET structure. Since the drift zone has the weak basic doping of the substrate, the PMOSFET has a high dielectric strength.Type: GrantFiled: December 8, 2005Date of Patent: February 10, 2009Assignee: PREMA Semiconductor GmbHInventors: Hartmut Grutzediek, Joachim Scheerer
-
Patent number: 7489019Abstract: A method for epitaxially forming a first semiconductor structure attached to a second semiconductor structure is provided. Devices and methods described include advantages such as reduced lattice mismatch at an epitaxial interface between two different semiconductor materials. One advantageous application of such an interface includes an electrical-optical communication structure. Methods such as deposition of layers at an elevated temperature provide easy formation of semiconductor structures with a modified lattice constant that permits an improved epitaxial interface.Type: GrantFiled: July 6, 2006Date of Patent: February 10, 2009Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 7485536Abstract: A method including forming a channel region between source and drain regions in a substrate, the channel region including a first dopant profile; and forming a barrier layer between the channel region and a well of the substrate, the barrier layer including a second dopant profile different from the first dopant profile. An apparatus including a gate electrode on a substrate; source and drain regions formed in the substrate and separated by a channel region; and a barrier layer between a well of the substrate and the channel region, the barrier layer including a dopant profile different than a dopant profile of the channel region and different than a dopant profile of the well.Type: GrantFiled: December 30, 2005Date of Patent: February 3, 2009Assignee: Intel CorporationInventors: Been-Yih Jin, Brian S. Doyle, Robert S. Chau, Jack T. Kavalieros
-
Publication number: 20080311728Abstract: There is provided a damage recovery method capable of recovering electrical characteristics of a low dielectric insulating film sufficiently while suppressing oxidation of buried metal and generation of pattern defaults. A damaged functional group generated in a surface of the low dielectric insulating film by a processing is substituted with a hydrophobic functional group (ST. 2). A damaged component present under a dense layer generated in the surface of the low dielectric insulating film by the substitution process is recovered by using an ultraviolet heating process (ST. 3).Type: ApplicationFiled: June 12, 2008Publication date: December 18, 2008Applicant: Tokyo Electron LimitedInventors: Ryuichi Asako, Yusuke Ohsawa
-
Patent number: 7465601Abstract: A method of forming a suspended structure is disclosed. Initially, a substrate is provided. A patterned first sacrificial layer and a patterned second sacrificial layer are formed on a front surface of the substrate. The second sacrificial layer has an opening exposing a part of the substrate and a part of the first sacrificial layer. A structural layer is formed covering the abovementioned sacrificial layers. Thereafter, a lift-off process is performed to remove the second sacrificial layer and define the pattern of the structural layer. A first etching process is performed on a back surface of the substrate utilizing the first sacrificial layer as an etching barrier and a through hole is formed under the first sacrificial layer. A second etching layer is performed to remove the first sacrificial layer and a suspended structure is thereby formed.Type: GrantFiled: April 18, 2007Date of Patent: December 16, 2008Assignee: Touch Micro-System Technology Inc.Inventors: Yu-Fu Kang, Chen-Hsiung Yang
-
Patent number: 7432177Abstract: A combination of a dry oxidizing, wet etching, and wet cleaning processes are used to remove particle defects from a wafer after ion implantation, as part of a wafer bonding process to fabricate a SOI wafer. The particle defects on the topside and the backside of the wafer are oxidized, in a dry strip chamber, with an energized gas. In a wet clean chamber, the backside of the wafer is treated with an etchant solution to remove completely or partially a thermal silicon oxide layer, followed by exposure of the topside and the backside to a cleaning solution. The cleaning solution contains ammonium hydroxide, hydrogen peroxide, DI water, and optionally a chelating agent, and a surfactant. The wet clean chamber is integrated with the dry strip chamber and contained in a single wafer processing system.Type: GrantFiled: June 15, 2005Date of Patent: October 7, 2008Assignee: Applied Materials, Inc.Inventors: James S. Papanu, Han-Wen Chen, Brian J. Brown, Steven Verhaverbeke
-
Patent number: 7344964Abstract: An image sensor includes: a first impurity region of the first conductive type aligned with one side of the gate structure and extending to a first depth from a surface portion of the semiconductor layer; a first spacer formed on each sidewall of the gate structure; a second impurity region of the first conductive type, aligned with the first spacer and extending to a second depth that is larger than the first depth from the surface portion of the semiconductor layer; a second spacer formed on each sidewall of the first spacer; a third impurity region of the first conductive type aligned with the second spacer and extending to a third depth that is larger than the second depth from the surface portion of the semiconductor layer; and a fourth impurity region of a second conductive type beneath the third impurity region.Type: GrantFiled: July 28, 2005Date of Patent: March 18, 2008Assignee: Magnachip Semiconductor, Ltd.Inventors: Jae-Young Park, Youn-Sub Lim
-
Patent number: 7301221Abstract: A method and device for reducing a dopant diffusion rate in a doped semiconductor region is provided. The methods and devices include selecting a plurality of impurity elements, including at least one dopant element. Selection of a plurality of impurity elements includes selecting a first impurity element with a first atomic radius larger than an average host matrix atomic radius and selecting a second impurity element with a second atomic radius smaller than an average host matrix atomic radius. The methods and devices further include selecting amounts of each impurity element of the plurality of impurity elements wherein amounts and atomic radii of each of the plurality of impurity elements complement each other to reduce a host matrix lattice strain.Type: GrantFiled: August 31, 2005Date of Patent: November 27, 2007Assignee: Micron Technology, Inc.Inventors: Paul A. Farrar, Jerome M. Eldridge
-
Patent number: 7297617Abstract: A method and device for reducing a dopant diffusion rate in a doped semiconductor region is provided. The methods and devices include selecting a plurality of impurity elements, including at least one dopant element. Selection of a plurality of impurity elements includes selecting a first impurity element with a first atomic radius larger than an average host matrix atomic radius and selecting a second impurity element with a second atomic radius smaller than an average host matrix atomic radius. The methods and devices further include selecting amounts of each impurity element of the plurality of impurity elements wherein amounts and atomic radii of each of the plurality of impurity elements complement each other to reduce a host matrix lattice strain.Type: GrantFiled: April 22, 2003Date of Patent: November 20, 2007Assignee: Micron Technology, Inc.Inventors: Paul A. Farrar, Jerome M. Eldridge
-
Patent number: 7271079Abstract: A method of fabricating a structure and fabricating related semiconductor transistors and novel semiconductor transistor structures. The method of fabricating the structure includes: providing a substrate having a top surface; forming an island on the top surface of the substrate, a top surface of the island parallel to the top surface of the substrate, a sidewall of the island extending between the top surface of the island and the top surface of the substrate; forming a plurality of carbon nanotubes on the sidewall of the island; and performing an ion implantation, the ion implantation penetrating into the island and blocked from penetrating into the substrate in regions of the substrate masked by the island and the carbon nanotubes.Type: GrantFiled: April 6, 2005Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Charles W. Koburger, III
-
Patent number: 7262118Abstract: The invention relates to a method for generating very short gate structures. In a method for generating a structure on a substrate in accordance with one embodiment of the invention, first of all a layer sequence of a first oxide layer, a first nitride layer and a second oxide layer is disposed onto the substrate. Subsequently, a portion of the second oxide layer and a portion of the first nitride layer is removed in order to expose a portion of the first oxide layer. Then, a part of the first nitride layer above the first oxide layer and below the second oxide layer is removed in order to expose the area of the structure.Type: GrantFiled: February 22, 2005Date of Patent: August 28, 2007Assignee: Infineon Technologies AGInventor: Christian Herzum
-
Publication number: 20070178678Abstract: Methods of ion implantation and ion sources used for the same are provided. The methods involve generating ions from a source feed gas that comprises multiple elements. For example, the source feed gas may comprise boron and at least two other elements (e.g., XaBbYc). The use of such source feed gases can lead to a number of advantages over certain conventional processes including enabling use of higher implant energies and beam currents when forming implanted regions having ultra-shallow junction depths. Also, in certain embodiments, the composition of the source feed gas may be selected to be thermally stable at relatively high temperatures (e.g., greater than 350° C.) which allows use of such gases in many conventional ion sources (e.g., indirectly heated cathode (IHC), Bernas) which generate such temperatures during use.Type: ApplicationFiled: January 28, 2006Publication date: August 2, 2007Applicant: Varian Semiconductor Equipment Associates, Inc.Inventors: Christopher Hatem, Jonathan England, Larry Sneddon, Russell Low, Anthony Renau, Alexander Perel, Kourosh Saadatmand
-
Patent number: 7250312Abstract: It is an object of the present invention to provide a doping apparatus, a doping method, and a method for fabricating a thin film transistor that can carry out doping to the carrier concentration which is optimum for obtaining the desired electric characteristic non-destructively and in an easy manner. In accordance with the present invention, an electric characteristic of a semiconductor element (threshold voltage in a transistor and the like) is correctly and precisely monitored by using a contact angle, and is controlled by controlling a doping method. In addition, the present invention can be momentarily acquired information by in-situ monitoring the characteristic and can be fed back without a time lag.Type: GrantFiled: August 4, 2004Date of Patent: July 31, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichi Koezuka, Naoto Yamade
-
Publication number: 20070004135Abstract: A memory charge storage device has regions of sacrificial material overlying a substrate (12). For each memory cell a first doped region (20) and a second doped region (24) are formed within the substrate and on opposite sides of one (16) of the regions of sacrificial material. A discrete charge storage layer (28) overlies the substrate and is between the regions of sacrificial material. In one form a control electrode (34) is formed per memory cell overlying the substrate with an underlying substrate diffusion and laterally adjacent one of the regions of sacrificial material. A third substrate diffusion (60) is positioned between the two control electrodes. In another form two control electrodes are formed per memory cell with a substrate diffusion underlying each control electrode. In both forms a select electrode (64) overlies and is between both of the two control electrodes.Type: ApplicationFiled: June 29, 2005Publication date: January 4, 2007Inventor: Gowrishankar Chindalore
-
Patent number: 7144795Abstract: A semiconductor circuit with a depletion-mode transistor is formed with a method that eliminates the need for a separate mask and implant step to set the threshold voltage of the depletion-mode transistor. As a result, the method of the present invention reduces the cost and complexity associated with the fabrication of a semiconductor circuit that includes a depletion-mode transistor.Type: GrantFiled: December 4, 2003Date of Patent: December 5, 2006Assignee: National Semiconductor CorporationInventor: Terry Lines
-
Patent number: 7135387Abstract: A method for stably activating pn-successive layers in a semiconductor element in a short time is disclosed. Pulsed beams, each of which has a pulse shape that is approximately rectangular, are projected from respective laser irradiation devices and successively combined into a pulsed beam equivalent to one pulse, with which the doped layer region is irradiated. By successively projecting the pulsed beams onto the doped layer region in this way, an effect is obtained which is the same as that of irradiating the doped layer region with a single pulsed beam having a long full-width at half maximum. A high activation ratio from a shallow region to a deep region of the doped layer region is enabled. This can stably activate the semiconductor element having the pn-successive layers as the doped layer region in a short time, making possible the manufacture of semiconductor elements having superior device characteristics.Type: GrantFiled: June 24, 2004Date of Patent: November 14, 2006Assignee: Fuji Electric Device Technology Co., Ltd.Inventors: Haruo Nakazawa, Mitsuaki Kirisawa, Kazuo Shimoyama