For Devices Consisting Of Semiconductor Layers On Insulating Or Semi-insulating Substrates, E.g., Silicon On Sapphire Devices, I.e., Sos (epo) Patents (Class 257/E23.016)
-
Patent number: 10692935Abstract: Disclosed is a 3D static RAM core cell having a vertically stacked structure, including six thin-film transistors each having a gate electrode, a source electrode and a drain electrode, the static RAM core cell including two switching thin-film transistors, each connected to a bit line and a word line to select recording and reading of data, and four data-storage thin-film transistors connected to a power supply voltage (Vdd) or a ground voltage (Vss) to record and read data, the static RAM core cell including a first transistor layer including two thin-film transistors selected from among the six thin-film transistors, a second transistor layer disposed on the first transistor layer and including two thin-film transistors selected from among the remaining four thin-film transistors, and a third transistor layer disposed on the second transistor layer and including the remaining two thin-film transistors, at least one electrode of the first transistor layer and at least one electrode of the second transistorType: GrantFiled: December 28, 2016Date of Patent: June 23, 2020Assignees: CENTER FOR ADVANCED SOFT ELECTRONICS, POSTECH ACADEMY-INDUSTRY FOUNDATIONInventors: Jimin Kwon, Sungjune Jung, Jae Joon Kim, Kilwon Cho, Sujeong Kyung
-
Patent number: 10564501Abstract: An array board 11b includes a display section AA, a source line 20 connected to the display section AA, a test circuit 40 connected to the source line 20 and configured to test the display section AA, a panel-side image input terminal that is disposed such that the test circuit 40 is between the terminal and the display section AA and to which a signal to be supplied to the source line 20 is input, a terminal connection line 51 connecting the source line 20 to the pane-side image input terminal 35A and the terminal connection line 51 including the terminal connection line 51 at least a part of which overlaps the test circuit 40 and a flattening film (insulation film) 28 at least disposed between an overlapping portion of the test circuit 40 and the terminal connection line 51.Type: GrantFiled: February 6, 2017Date of Patent: February 18, 2020Assignee: SHARP KABUSHIKI KAISHAInventor: Yohsuke Fujikawa
-
Patent number: 10181424Abstract: A peeling method at low cost with high mass productivity is provided. An oxide layer is formed over a formation substrate, a first layer is formed over the oxide layer using a photosensitive material, an opening is formed in a portion of the first layer that overlaps with the oxide layer by a photolithography method and the first layer is heated to form a resin layer having an opening, a transistor including an oxide semiconductor in a channel formation region is formed over the resin layer, a conductive layer is formed to overlap with the opening of the resin layer and the oxide layer, the oxide layer is irradiated with light using a laser, and the transistor and the formation substrate are separated from each other.Type: GrantFiled: April 3, 2017Date of Patent: January 15, 2019Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Masataka Sato, Masakatsu Ohno, Seiji Yasumoto, Hiroki Adachi
-
Patent number: 10177170Abstract: This display device is provided with: a circuit substrate having a display region and a non-display region; pixel-driving TFTs for driving pixels, formed in the display region and having source electrodes and drain electrodes being spaced apart from each other on an insulating film and a first active layer formed from an oxide semiconductor, provided on the opposite side from the insulating film so as to cover a separation section between a source electrode and a drain electrode and part of the source electrode and part of the drain electrode adjacent to the separation section; and a driver circuit TFT for driving the pixel-driving TFTs, formed in the non-display region and having a second active layer formed from a non-oxide semiconductor.Type: GrantFiled: June 18, 2012Date of Patent: January 8, 2019Assignee: SHARP KABUSHIKI KAISHAInventors: Tadayoshi Miyamoto, Fumiki Nakano
-
Patent number: 8766446Abstract: A semiconductor memory device comprising a stacked unit, a semiconductor pillar, a charge storage layer, and a non-insulating film. The stacked unit includes first conductive layers and first insulating layers which are stacked alternately. The semiconductor pillar passes through the stacked body and the semiconductor pillar has a tubular structure. The charge storage layer is provided between the semiconductor pillar and each of the first conductive layers. The non-insulating film is provided inside the tubular structure and has a non-insulating member. The first effective impurity concentration of the non-insulating film is lower than a second effective impurity concentration of the semiconductor pillar.Type: GrantFiled: August 30, 2012Date of Patent: July 1, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Nobuhito Kuge, Naoki Yasuda, Yoshiaki Fukuzumi, Tomoko Fujiwara
-
Patent number: 8765571Abstract: A method and system are provided for manufacturing a base substrate that is used in manufacturing a semi-conductor on insulator type substrate. The base substrate may be manufactured by providing a silicon substrate having an electrical resistivity above 500 Ohm·cm; cleaning the silicon substrate so as to remove native oxide and dopants from a surface thereof; forming, on the silicon substrate, a layer of dielectric material; and forming, on the layer of dielectric material, a layer of poly-crystalline silicon. These actions are implemented successively in an enclosure.Type: GrantFiled: March 21, 2012Date of Patent: July 1, 2014Assignee: SoitecInventors: Oleg Kononchuk, Frederic Allibert
-
Patent number: 8704356Abstract: An interconnect assembly that operates in environments well exceeding 200° C. without degradation and/or failure. The interconnect assembly of the present invention eliminates the incompatible metal interfaces of the prior art and relies on aluminum first-metal wire to electrically connect to first-metal pads on a chip and a second-metal wire to electrically connect to second-metal plated contacts on a package. Both wire types are then electrically connected together utilizing a high temperature transition pad disposed between the chip and contacts on the package, therefore eliminating incompatible metal interfaces of the prior art.Type: GrantFiled: August 15, 2012Date of Patent: April 22, 2014Assignee: Kulite Semiconductor Products, Inc.Inventor: Alex A. Ned
-
Patent number: 8604557Abstract: A semiconductor memory device includes: a first n-type transistor; a first p-type transistor; a first wiring layer having a first interconnecting portion for connecting a drain of the first n-type transistor and a drain of the first p-type transistor; and a second wiring layer having a first conductive portion electrically connected to the first interconnecting portion.Type: GrantFiled: December 10, 2008Date of Patent: December 10, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Narumi Ohkawa
-
Patent number: 8564076Abstract: A MEMS device is disclosed. The MEMS device comprises a MEMS substrate. The MEMS substrate includes a first semiconductor layer connected to a second semiconductor layer with a dielectric layer in between. MEMS structures are formed from the second semiconductor layer and include a plurality of first conductive pads. The MEMS device further includes a base substrate which includes a plurality of second conductive pads thereon. The second conductive pads are connected to the first conductive pads. Finally, the MEMS device includes a conductive connector formed through the dielectric layer of the MEMS substrate to provide electrical coupling between the first semiconductor layer and the second semiconductor layer. The base substrate is electrically connected to the second semiconductor layer and the first semiconductor layer.Type: GrantFiled: January 30, 2013Date of Patent: October 22, 2013Assignee: Invensense, Inc.Inventors: Kegang Huang, Jongwoo Shin, Martin Lim, Michael J. Daneman, Joseph Seeger
-
Publication number: 20130228928Abstract: According to one embodiment, a semiconductor device includes a stacked body, a second conductive layer, a second insulating layer, a tubular semiconductor pillar, an insulating film and an occlusion film. The second conductive layer is provided on the stacked body. The second insulating layer is provided on the second conductive layer. The tubular semiconductor pillar is provided in such a manner as to pass through the second insulating layer, the second conductive layer and the stacked body. The insulating film is provided between the semiconductor pillar, and the second insulating layer, the second conductive layer and the stacked body. The occlusion film occludes the tube in a lower portion of the portion passing through the second insulating layer in the semiconductor pillar. The tube below the occlusion film in the semiconductor pillar is an air gap.Type: ApplicationFiled: August 30, 2012Publication date: September 5, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Nobuhito KUGE, Naoki Yasuda, Yoshiaki Fukuzumi, Tomoko Fujiwara
-
Patent number: 8395264Abstract: A layer having a barrier function and catalytic power and excelling in formation uniformity and coverage of an ultrathin film, a pretreatment technique making it possible to form an ultrafine wiring and form a thin seed layer of uniform film thickness and a substrate including a thin seed layer formed with a uniform film thickness by electroless plating by using the aforementioned technique. A substrate in which an alloy film of one or more metal elements, having a barrier function and a metal element or metal elements, having catalytic power with respect to electroless plating is formed by chemical vapor deposition (CVD) on a base to a film thickness of 0.5 nm to 5 nm with a content ratio of the one or more metal element having a barrier function from 5 to 90 at. %.Type: GrantFiled: January 28, 2010Date of Patent: March 12, 2013Assignee: JX Nippon Mining & Metals CorporationInventors: Junichi Ito, Junnosuke Sekiguchi, Toru Imori
-
Patent number: 8283666Abstract: A thin film transistor array substrate having a high charge mobility and that can raise a threshold voltage, and a method of fabricating the thin film transistor array substrate are provided. The thin film transistor array substrate includes: an insulating substrate; a gate electrode formed on the insulating substrate; an oxide semiconductor layer comprising a lower oxide layer formed on the gate electrode and an upper oxide layer formed on the lower oxide layer, such that the oxygen concentration of the upper oxide layer is higher than the oxygen concentration of the lower oxide layer; and a source electrode and a drain electrode formed on the oxide semiconductor layer and separated from each other.Type: GrantFiled: July 9, 2009Date of Patent: October 9, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Do-Hyun Kim, Je-Hun Lee, Pil-Sang Yun, Dong-Hoon Lee, Bong-Kyun Kim
-
Patent number: 8169082Abstract: A semiconductor device includes: a sensor including a sensor structure on a first side of the sensor and a periphery element surrounding the sensor structure; and a cap covering the sensor structure and having a second side bonded to the first side of the sensor. The cap includes a first wiring layer on the second side of the cap. The first wiring layer steps over the periphery element. The sensor further includes a sensor side connection portion, and the cap further includes a cap side connection portion. The sensor side connection portion is bonded to the cap side connection portion. At least one of the sensor side connection portion and the cap side connection portion provides an eutectic alloy so that the sensor side connection portion and the cap side connection portion are bonded to each other.Type: GrantFiled: November 2, 2011Date of Patent: May 1, 2012Assignee: DENSO CORPORATIONInventors: Tetsuo Fujii, Akitoshi Yamanaka, Hisanori Yokura
-
Patent number: 8120113Abstract: A metal line in a semiconductor device includes an insulation layer having trenches formed therein, a barrier metal layer formed over the insulation layer and the trenches, a metal layer formed over the barrier metal layer, wherein the metal layer fills the trenches, and an anti-galvanic corrosion layer formed on an interface between the metal layer and the barrier metal layer.Type: GrantFiled: January 15, 2010Date of Patent: February 21, 2012Assignee: Hynix Semiconductor Inc.Inventors: Young-Soo Choi, Gyu-Hyun Kim
-
Patent number: 8089144Abstract: A semiconductor device includes: a sensor including a sensor structure on a first side of the sensor and a periphery element surrounding the sensor structure; and a cap covering the sensor structure and having a second side bonded to the first side of the sensor. The cap includes a first wiring layer on the second side of the cap. The first wiring layer steps over the periphery element. The sensor further includes a sensor side connection portion, and the cap further includes a cap side connection portion. The sensor side connection portion is bonded to the cap side connection portion. At least one of the sensor side connection portion and the cap side connection portion provides an eutectic alloy so that the sensor side connection portion and the cap side connection portion are bonded to each other.Type: GrantFiled: December 10, 2009Date of Patent: January 3, 2012Assignee: DENSO CORPORATIONInventors: Tetsuo Fujii, Akitoshi Yamanaka, Hisanori Yokura
-
Patent number: 8049255Abstract: A semiconductor device includes an insulating substrate and a TFT element disposed on the substrate. The TFT element includes a gate electrode, a gate insulating film, a semiconductor layer, and a source electrode and a drain electrode arranged in that order on the insulating substrate. The semiconductor layer includes an active layer composed of polycrystalline semiconductor and a contact layer segment interposed between the active layer and the source electrode and another contact layer segment interposed between the active layer and the drain electrode. The source and drain electrodes each have a first face facing the opposite face of the active layer from the interface with the gate insulating layer and a second face facing an etched side face of the active layer. Each contact layer segment is disposed between the active layer and each of the first and second faces of the source or drain electrode.Type: GrantFiled: June 5, 2008Date of Patent: November 1, 2011Assignee: Hitachi Displays, Ltd.Inventors: Takeshi Sakai, Toshio Miyazawa, Takuo Kaitoh, Hidekazu Miyake
-
Patent number: 8030753Abstract: A semiconductor device includes a semiconductor element, an electrode formed on the semiconductor element, and a protective member covering the semiconductor element. The protective member is formed with a through-hole facing the electrode. In the through-hole, a wiring pattern is formed to be electrically connected to the electrode.Type: GrantFiled: August 4, 2009Date of Patent: October 4, 2011Assignee: Rohm Co., Ltd.Inventor: Takayuki Ishihara
-
Patent number: 7989324Abstract: The present invention provides an SOS wafer comprising a non-transparent polysilicon layer provided on a back surface of a sapphire substrate, a silicon nitride layer which protects the polysilicon layer, and a stress relaxing film which cancels stress produced in the silicon nitride layer, wherein the silicon nitride layer and the stress relaxing film are provided on the back surface side.Type: GrantFiled: July 8, 2009Date of Patent: August 2, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Kimiaki Shimokawa
-
Patent number: 7906841Abstract: A wafer level encapsulation chip and an encapsulation chip manufacturing method. The encapsulation chip includes a device substrate, a circuit module mounted on the device substrate, a bonding layer deposited on a predetermined area of the device substrate, a protection cap forming a cavity over the circuit module and bonded to the device substrate by the bonding layer and encapsulation portions formed on predetermined areas of the bonding layer and the protection cap. Thus, the present invention can minimize damages to a chip upon chip handling and prevent moisture from being introduced into the inside of the chip.Type: GrantFiled: June 7, 2006Date of Patent: March 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-gil Jeong, In-sang Song, Woon-bae Kim, Min-seog Choi, Suk-jin Ham, Ji-hyuk Lim
-
Patent number: 7858983Abstract: An electrochromic display is disclosed which comprises an array-side substrate (10) wherein a TFT (14) and a pixel electrode (15) connected with the TFT (14) are formed, a color filter-side substrate (50) wherein a counter electrode (53) is formed, and an electrolyte layer (80) injected between the array-side substrate (10) and the color filter-side substrate (50). In this electrochromic display, the TFT (14) is formed to have an area not less than 30% of the area of the pixel, thereby supplying a larger current. Consequently, oxidation-reduction reaction in the electrochromic phenomenon proceeds at a higher rate, thereby enabling a high-speed response.Type: GrantFiled: January 31, 2006Date of Patent: December 28, 2010Inventors: Satoshi Morita, Takao Yamauchi, Yutaka Sano
-
Patent number: 7807999Abstract: An array substrate includes a gate line, a data line, a switching device, a transmissive electrode, a reflective electrode and a compensating wiring. A pixel region includes first and second regions. The switching device is connected to the gate line and the data line. The transmissive electrode is connected to the switching device. The transmissive electrode is formed in the first region. The reflective electrode is insulated from the transmissive electrode. The reflective electrode is formed in the second region that is adjacent to the first region. The compensating wiring is connected to the switching device. The compensating wiring faces the reflective electrode in the second region with an insulation layer interposed therebetween. Thus, both of a reflectivity of the reflective electrode and a transmissivity of the transmissive electrode are enhanced simultaneously, while the liquid crystal display apparatus maintains a uniform cell gap.Type: GrantFiled: December 17, 2003Date of Patent: October 5, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Seop Kim, Won-Sang Park, Sang-Il Kim, Dong-Sik Sakong, Young-Chol Yang, Sung-Kyu Hong, Jong-Lae Kim
-
Patent number: 7785938Abstract: A step of forming a through hole in a semiconductor substrate, or a step of polishing the semiconductor substrate from its back surface requires a very long time and causes decrease of productivity. In addition, when semiconductor substrates are stacked, a semiconductor integrated circuit which is formed of the stack is thick and has poor mechanical flexibility. A release layer is formed over each of a plurality of substrates, layers each having a semiconductor element and an opening for forming a through wiring are formed over each of the release layers. Then, layers each having the semiconductor element are peeled off from the substrates, and then overlapped and stacked, a conductive layer is formed in the opening, and the through wiring is formed; thus, a semiconductor integrated circuit is formed.Type: GrantFiled: April 16, 2007Date of Patent: August 31, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventors: Mayumi Yamaguchi, Konami Izumi
-
Patent number: 7786569Abstract: The semiconductor device concerning the present invention has a wiring substrate, a semiconductor chip, under-filling resin, a reinforcement ring, a heat spreader, a power supply pattern and a wiring layer under surface via land which are formed on the wiring substrate and spaced out by a clearance region, an insulating film, a wiring layer via land, a via, and a wiring which is formed on the insulating film, passes over the clearance region, and connects the wiring layer via land to the semiconductor chip. The wiring layer via land is formed between the semiconductor chip and the reinforcement ring, and within a region of a 1 mm width from the extension line of the diagonal line of the semiconductor chip. The angle of the lead-out direction of the wiring from a wiring layer via land to the extension line of the diagonal line of the semiconductor chip is 20° or more.Type: GrantFiled: January 12, 2008Date of Patent: August 31, 2010Assignee: Renesas Technology Corp.Inventor: Kazuyuki Nakagawa
-
Patent number: 7687895Abstract: A workpiece has at least two semiconductor chips, each semiconductor chip having a first main surface, which is at least partially exposed, and a second main surface. The workpiece also includes an electrically conducting layer, arranged on the at least two semiconductor chips, the electrically conducting layer being arranged at least on regions of the second main surface, and a molding compound, arranged on the electrically conducting layer. In the molding compound a contact via is arranged.Type: GrantFiled: November 14, 2007Date of Patent: March 30, 2010Assignee: Infineon Technologies AGInventors: Markus Brunnbauer, Jens Pohl, Klaus Pressel, Thorsten Meyer, Recai Sezi, Stephan Bradl, Ralf Plieninger
-
Patent number: 7683477Abstract: A semiconductor device is disclosed. One embodiment provides a device including a carrier, an electrically insulating layer arranged over the carrier and a first semiconductor chip arranged over the electrically insulating layer, wherein the first semiconductor chip has a first contact element on a first surface and a second contact element on a second surface.Type: GrantFiled: June 26, 2007Date of Patent: March 23, 2010Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 7612448Abstract: A power module includes a power semiconductor, a non-power semiconductor, one resin substrate, and a cooling device. The power semiconductor and the non-power semiconductor configure a power supply circuit for performing power conversion. Both the power semiconductor and the non-power semiconductor are mounted on the resin substrate. The cooling device is disposed in order to cool the power semiconductor.Type: GrantFiled: December 1, 2005Date of Patent: November 3, 2009Assignee: Daikin Industries, Ltd.Inventors: Junichi Teraki, Mitsuhiro Tanaka
-
Patent number: 7586123Abstract: A thin film transistor array substrate and a fabricating method thereof are disclosed. The thin film transistor array substrate protects a thin film transistor without a protective film and accordingly reduces the manufacturing cost. In the thin film transistor array substrate, a gate electrode is connected to a gate line. A source electrode is connected to a data line crossing the gate line to define a pixel area. A drain electrode is opposed to the source electrode with a channel therebetween. A semiconductor layer is in the channel. A pixel electrode in the pixel area contacts the drain electrode over substantially the entire overlapping area between the two. A channel protective film is provided on-the semiconductor layer corresponding to the channel to protect the semiconductor layer.Type: GrantFiled: June 10, 2005Date of Patent: September 8, 2009Assignee: LG. Display Co., Ltd.Inventors: Young Seok Choi, Byung Yong Ahn, Ki Sul Cho, Hong Woo Yu
-
Patent number: 7564100Abstract: The present invention provides an SOS wafer comprising a non-transparent polysilicon layer provided on a back surface of a sapphire substrate, a silicon nitride layer which protects the polysilicon layer, and a stress relaxing film which cancels stress produced in the silicon nitride layer, wherein the silicon nitride layer and the stress relaxing film are provided on the back surface side.Type: GrantFiled: March 17, 2006Date of Patent: July 21, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Kimiaki Shimokawa
-
Patent number: 7521801Abstract: A Ti barrier film and a TiN barrier film are formed between a top-level pad made of copper or an alloy film mainly composed of copper and an Al pad. The Ti barrier film is formed to have a greater thickness than the TiN barrier film.Type: GrantFiled: October 23, 2006Date of Patent: April 21, 2009Assignee: Panasonic CorporationInventors: Koji Takemura, Hiroshige Hirano, Yutaka Itoh, Koji Koike
-
Patent number: 7485560Abstract: An amorphous silicon (Si) film is taken to form a metal silicide of Si—Al(aluminum) under a high temperature. Al atoms is diffused into the amorphous Si film for forming the metal silicide of Si—Al as nucleus site. Then through heating and annealing, a microcrystalline or nano-crystalline silicon thin film is obtained. The whole process is only one process and is done in only one reacting chamber.Type: GrantFiled: November 22, 2006Date of Patent: February 3, 2009Assignee: Atomic Energy Council - Institute of Nuclear Energy ResearchInventors: Tsun-Neng Yang, Shan-Ming Lan
-
Publication number: 20080265394Abstract: A wafer level semiconductor package and fabricating method thereof are disclosed. A method of fabricating a wafer level package, which includes depositing a first insulation layer on the outermost layer circuit of the a semiconductor chip and then flattening the surface of the first insulation layer; removing a portion of the first insulation layer to expose a chip pad to the outside; depositing a metal layer directly contacting the chip pad onto the chip pad and the first insulation layer and then removing a portion to form a bump metal having a bump pad electrically connected with the chip pad; and depositing a second insulation layer and a coating layer in order onto the bump metal and then removing portions thereof to expose the bump pad to the outside, where all of the operations are performed by semiconductor fabrication (FAB) equipment, not only enables the forming of higher-precision patterns, but also reduces volume.Type: ApplicationFiled: April 30, 2007Publication date: October 30, 2008Applicant: MTEKVISION CO., LTD.Inventor: Changhan Kim
-
Patent number: 7408193Abstract: A semiconductor device packaged in three dimensions comprises a first thin film device, a second thin film device, and a third thin film device, each of the first, second, and third thin film devices comprising a first insulating film, a first electrode formed over the first insulating film, a second insulating film formed over the first electrode, first and second thin film transistors formed over the second insulating film, wherein the first thin film transistor is connected to the first electrode through a first contact hole, a third insulating film formed over the first and second thin film transistor, a second electrode formed over the third insulating film, wherein the second electrode is connected to the second thin film transistor through a second contact hole, and a fourth insulating film formed over the third insulating film and the second electrode.Type: GrantFiled: September 8, 2006Date of Patent: August 5, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Akira Ishikawa
-
Patent number: 7323771Abstract: An electronic circuit device has a high-density mount board (2), on which are disposed a microcomputer (3) and random access memory (7) which are connected to each other through an exclusive memory bus (12) for high-speed data transfer, a programmable device (8) which is a variable logic circuit represented by FPGA, and an electrically-rewritable nonvolatile memory (16) which can store the operation program of the microcomputer. The high-density mount board has external mounting pins on the bottom surface so that it can be mounted on a mother board in the same manner as a system on-chip multi-chip module. With an intended logic function being set on the programmable device, a hardware-based function to be realized by the electronic circuit device can be simulated. With an operation program being written to the nonvolatile memory, a software-based function to be realized can be simulated.Type: GrantFiled: June 28, 2006Date of Patent: January 29, 2008Assignee: Renesas Technology CorporationInventors: Ryo Fujita, Osamu Kubo, Kouki Noguchi, Masaharu Kubo, Michihiro Mishima, Yasuhiko Takahashi
-
Publication number: 20080017884Abstract: A display apparatus includes a first substrate, a gate line formed on the first substrate, a gate insulating layer formed on the gate line, a semiconductor layer formed on the gate insulating layer, a data line formed on the semiconductor layer and including a source electrode, a drain electrode facing the source electrode, a first electrode electrically connected to the drain electrode, in a second substrate facing the first substrate, a second electrode formed on the second substrate, and a liquid crystal layer disposed between the first electrode and the second electrode. At least one of the first and second electrodes includes a plurality of line patterns to polarize incident light.Type: ApplicationFiled: June 21, 2007Publication date: January 24, 2008Inventors: Chang-Oh Jeong, Sang-Gab Kim, Jun-Hyung Souk, Hong-Gyun Kim, In-Sun Hwang, Min-Seok Oh, Hong-Kee Chin, Yu-Gwang Jeong, Seung-Ha Choi, Hi-Kuk Lee, Shi-Yul Kim
-
Patent number: 7274099Abstract: A method of embedding a semiconductor chip in a support plate and an embedded structure thereof are proposed. A first dielectric layer having a reinforced filling material is provided, and a semiconductor chip is mounted on the first dielectric layer. A support plate having an opening and a second dielectric layer having a reinforced filling material are provided. The first dielectric layer mounted with the semiconductor chip, the support plate, and the second dielectric layer are pressed together, such that the semiconductor chip is received in the opening of the support plate, and the dielectric layers fill in a gap between the semiconductor chip and the opening of the support plate. The reinforced filling material of the dielectric layers can maintain flatness and consistency of the semiconductor chip embedded in the support plate, and fine circuits can be fabricated on the support plate by build-up and electroplating processes.Type: GrantFiled: August 28, 2006Date of Patent: September 25, 2007Assignee: Phoenix Precision Technology Corp.Inventor: Shih-Ping Hsu
-
Patent number: 7253504Abstract: An integrated circuit package includes a substrate having a central axis dividing the substrate into an upper half and a lower half and an integrated circuit coupled to the substrate. A layer is provided within the substrate in the lower half thereof that is configured to resist warpage of the integrated circuit package, the layer provided a distance from the central axis.Type: GrantFiled: December 13, 2004Date of Patent: August 7, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Jun Zhai, Jinsu Kwon, Richard C. Blish, II