For Integrated Circuit Devices, E.g., Power Bus, Number Of Leads (epo) Patents (Class 257/E23.079)
-
Patent number: 11947972Abstract: Described is an apparatus comprising a semiconductor interconnect substrate and an interface. The semiconductor interconnect substrate may be electrically coupled to one or more components mounted thereon. The interface may be operable to carry a configuration command set to the one or more components in a normal operation mode subsequent to a power-up mode.Type: GrantFiled: August 5, 2021Date of Patent: April 2, 2024Assignee: Shenzhen Chipuller Chip Technology Co., LTDInventors: Meng Yan, Omar Mahmoud Afdal Alnaggar, Myron O. Shak, Soheil Gharahi, William Kelsey
-
Patent number: 11948914Abstract: A package structure and a method of forming the same are provided. The package structure includes a package substrate, a semiconductor chip disposed over the package substrate, and an integrated device located below and bonded to the lower surface of the semiconductor chip. The semiconductor chip has a lower surface facing the package substrate and is electrically connected to the package substrate through conductive structures. The integrated device is laterally surrounded by the conductive structures, and the integrated device and the conductive structures are located within boundaries of the semiconductor chip when viewed in a direction perpendicular to the lower surface of the semiconductor chip.Type: GrantFiled: July 20, 2022Date of Patent: April 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Feng-Cheng Hsu, Shin-Puu Jeng, Shuo-Mao Chen
-
Patent number: 11942442Abstract: A package structure includes a first redistribution circuit structure, a second redistribution circuit structure, a semiconductor die, a waveguide structure, and an antenna. The semiconductor die is sandwiched between and electrically coupled to the first redistribution circuit structure and the second redistribution circuit structure. The waveguide structure is located aside and electrically coupled to the semiconductor die, wherein the waveguide structure includes a part of the first redistribution circuit structure, a part of the second redistribution circuit structure and a plurality of first through vias each connecting to the part of the first redistribution circuit structure and the part of the second redistribution circuit structure. The antenna is located on the semiconductor die, wherein the second redistribution circuit structure is sandwiched between the antenna and the semiconductor die, and the antenna is electrically communicated with the semiconductor die through the waveguide structure.Type: GrantFiled: October 26, 2020Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sen-Kuei Hsu, Hsin-Yu Pan
-
Patent number: 11942404Abstract: Apparatuses, such as semiconductor device packages, may include, for example, a device substrate including a semiconductor material and bond pads coupled with an active surface of the device substrate. A package substrate may be secured to the device substrate, the package substrate configured to route signals to and from the bond pads. A ball grid array may be supported on, and electrically connected to, the package substrate. Each ball of the ball grid array positioned and configured to carry a clock signal or a strobe signal may be located in a central column of the ball grid array.Type: GrantFiled: August 25, 2021Date of Patent: March 26, 2024Assignee: Micron Technology, Inc.Inventors: Matthew B. Leslie, Timothy M. Hollis, Scott R. Cyr, Stephen F. Moxham, Matthew A. Prather, Scott Smith
-
Patent number: 11935890Abstract: In a method for forming an integrated semiconductor device, a first inter-layer dielectric (ILD) layer is formed over a semiconductor device that includes a first transistor structure, a two-dimensional (2D) material layer is formed over and in contact with the first ILD layer, the 2D material layer is patterned to form a channel layer of a second transistor structure, a source electrode and a drain electrode of the second transistor structure are formed over the patterned 2D material layer and laterally spaced apart from each other, a gate dielectric layer of the second transistor structure is formed over the patterned 2D material layer, the source electrode and the drain electrode, and a gate electrode of the second transistor structure is formed over the gate dielectric layer and laterally between the source electrode and the drain electrode.Type: GrantFiled: April 11, 2022Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Yi Peng, Chun-Chieh Lu, Meng-Hsuan Hsiao, Ling-Yen Yeh, Carlos H. Diaz, Tung-Ying Lee
-
Patent number: 11929212Abstract: Embodiments disclosed herein include an electronic package and methods of forming an electronic package. In an embodiment, the electronic package comprises a package substrate, an organic layer over the package substrate, and a capacitor embedded in the organic layer. In an embodiment, the capacitor comprises, a first electrode, where the first electrode comprises a seam between a first conductive layer and a second conductive layer, a dielectric layer over the first electrode, and a second electrode over the dielectric layer.Type: GrantFiled: April 23, 2019Date of Patent: March 12, 2024Assignee: Intel CorporationInventors: Sameer Paital, Gang Duan, Srinivas Pietambaram, Kristof Darmawikarta
-
Patent number: 11923825Abstract: A semiconductor device and a method of manufacturing a semiconductor device are provided. The semiconductor device includes a carrier, an element, and a first electronic component. The element is disposed on the carrier. The first electronic component is disposed above the element. The element is configured to adjust a first bandwidth of a first signal transmitted from the first electronic component.Type: GrantFiled: July 22, 2021Date of Patent: March 5, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Yuan Kung, Meng-Wei Hsieh
-
Patent number: 11923308Abstract: Generally discussed herein are systems, devices, and methods to reduce crosstalk interference. An interconnect structure can include a first metal layer, a second metal layer, a third metal layer, the first metal layer closer to the first and second dies than the second and third metal layers, the first metal layer including a ground plane within a footprint of a bump field of the interconnect structure and signal traces outside the footprint of the bump field.Type: GrantFiled: December 8, 2020Date of Patent: March 5, 2024Assignee: Intel CorporationInventors: Zhiguo Qian, Kemal Aygun
-
Patent number: 11923266Abstract: A semiconductor module circuit structure, including an insulating circuit substrate having an insulating plate, and a circuit pattern formed on a top face of the insulating plate, and a semiconductor element disposed on a top face of the circuit pattern. The circuit pattern includes a first straight part extending in a first direction, a second straight part extending in a second direction different from the first direction, and a corner part connecting the first and second straight parts. A wiring member is formed on a top surface of the first straight part along the first direction, the wiring member being formed off-center at the first straight part to be closer to an outer periphery of the circuit pattern.Type: GrantFiled: June 30, 2021Date of Patent: March 5, 2024Assignee: FUJI ELECTRIC CO., LTD.Inventors: Makoto Isozaki, Seiichi Takahashi
-
Patent number: 11916006Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic assembly may include a package substrate having a surface; a die having a first surface and an opposing second surface; and a chiplet having a first surface and an opposing second surface, wherein the chiplet is between the surface of the package substrate and the first surface of the die, wherein the first surface of the chiplet is coupled to the surface of the package substrate and the second surface of the chiplet is coupled to the first surface of the die, and wherein the chiplet includes: a capacitor at the first surface; and an element at the second surface, wherein the element includes a switching transistor or a diode.Type: GrantFiled: August 25, 2022Date of Patent: February 27, 2024Assignee: Intel CorporationInventors: Adel A. Elsherbini, Kaladhar Radhakrishnan, Krishna Bharath, Shawna M. Liff, Johanna M. Swan
-
Patent number: 11916004Abstract: An electronic device is provided. The electronic device includes a first carrier having a first surface, an interposer disposed over the first surface of the first carrier, wherein the interposer has a first thickness and a second thickness in a direction substantially perpendicular to the first surface of the first carrier; and a plurality of electrical connections between the first carrier and the interposer and configured to compensate a difference between the first thickness and the second thickness of the interposer.Type: GrantFiled: September 3, 2021Date of Patent: February 27, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Ching-Feng Cheng
-
Patent number: 11908834Abstract: A multi-chip isolation (ISO) device package includes a leadframe including leads, an interposer substrate including a top copper layer and a bottom metal layer, with a dielectric layer in-between. A first IC die and a second IC die include circuitry including a transmitter or a receiver, and first and second bond pads are both attached top side up in the package. A laminate transformer is attached to the top copper layer positioned lateral to the IC die. Bondwires wirebond the first bond pads to first pads on the laminate transformer and to a first group of the leads or the lead terminals, and bondwires wirebond the second bond pads to second pads on the laminate transformer and to a second group of the leads or the lead terminals. A mold compound provides encapsulation.Type: GrantFiled: May 10, 2022Date of Patent: February 20, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vivek Arora, Woochan Kim
-
Patent number: 11909158Abstract: Provided is a small-sized circuit board fixing structure capable of enabling a circuit board on a base to be easily replaced. A circuit board fixing structure configured to fix a circuit board onto a surface of a base includes a wire pattern formed on a surface of the circuit board, a first through hole penetrating from a front surface to a rear surface of the circuit board, a second through hole penetrating from a front surface to a rear surface of the base so as to communicate with the first through hole, an electrode penetratively inserted into the second through hole, and a fixing member engaged with the electrode mounted on the surface of the circuit board and configured to fix the circuit board to the base, in which when the fixing member and the electrode are engaged, the wire pattern and the electrode are electrically connected through the fixing member.Type: GrantFiled: January 28, 2020Date of Patent: February 20, 2024Assignee: HOYA CORPORATIONInventors: Hiroaki Watanabe, Katsumi Ashida
-
Patent number: 11901281Abstract: In various embodiments, a passive electronic component is disclosed. The passive electronic component can have a first surface and a second surface opposite the first surface. The passive electronic component can include a nonconductive material and a capacitor embedded within the nonconductive material. The capacitor can have a first electrode, a second electrode, and a dielectric material disposed between the first and second electrodes. The first electrode can comprise a first conductive layer and a plurality of conductive fibers extending from and electrically connected to the first conductive layer. A first conductive via can extend through the passive electronic component from the first surface to the second surface, with the first conductive via electrically connected to the first electrode.Type: GrantFiled: March 11, 2019Date of Patent: February 13, 2024Assignee: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.Inventors: Belgacem Haba, Javier A. DeLaCruz
-
Patent number: 11895773Abstract: A circuit board structure includes a substrate, a third dielectric layer, a fourth dielectric layer, a first external circuit layer, a second external circuit layer, a conductive through hole, a first annular retaining wall, and a second annular retaining wall. The conductive through hole penetrates through the third dielectric layer, a second dielectric layer, and the fourth dielectric layer. The conductive through hole is electrically connected to the first external circuit layer and the second external circuit layer. The first annular retaining wall is disposed in the third dielectric layer, surrounds the conductive through hole, and is electrically connected to the first external circuit layer and the first inner circuit layer. The second annular retaining wall is disposed in the fourth dielectric layer, surrounds the conductive through hole, and connects to the second external circuit layer and the second inner circuit layer electrically.Type: GrantFiled: June 30, 2022Date of Patent: February 6, 2024Assignee: Unimicron Technology Corp.Inventor: Shih-Lian Cheng
-
Patent number: 11893334Abstract: A method is provided and includes several operations: forming a first group of macros in a first region, wherein the first group of macros are aligned with a first boundary of a channel that is coupled thereto through pins of the first group of macros; forming a second group of macros in the first region to align with a second boundary of the channel that is coupled thereto through pins of the second group of macros, wherein the first and second groups of macros are coupled to a first register; and forming a third group of macros in a second region different from the first region. A first macro and a second macro that are in the third group of macros are aligned with the first and second boundaries respectively. The third group of macros are coupled to a second register different from the first register.Type: GrantFiled: July 27, 2022Date of Patent: February 6, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC NANJING COMPANY LIMITEDInventors: Yi-Lin Chuang, Shi-Wen Tan, Song Liu, Shih-Yao Lin, Wen-Yuan Fang
-
Patent number: 11894308Abstract: The present disclosure provides a semiconductor substrate, including a first dielectric layer with a first surface and a second surface, a first conductive via extending between the first surface and the second surface, a first patterned conductive layer on the first surface, and a second patterned conductive layer on the second surface. The first conductive via includes a bottom pattern on the first surface and a second patterned conductive layer on the second surface. The bottom pattern has at least two geometric centers corresponding to at least two geometric patterns, respectively, and a distance between one geometric center and an intersection of the two geometrical patterns is a geometric radius. A distance between the at least two geometric centers is greater than 1.4 times the geometric radius. A method for manufacturing the semiconductor substrate described herein and a semiconductor package structure having the semiconductor substrate are also provided.Type: GrantFiled: December 1, 2020Date of Patent: February 6, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Sheng-Ming Wang, Tien-Szu Chen, Wen-Chih Shen, Hsing-Wen Lee, Hsiang-Ming Feng
-
Patent number: 11887923Abstract: A wiring design method and a wiring structure for a package substrate in a flip chip, and a flip chip. The wiring design method includes: arranging bump pads in an array of rows and columns, wherein the bump pads are configured to bond with conductive bumps on a flip chip die, and the bump pads comprise signal pads and non-signal pads; providing the non-signal pad with a via hole; and using a layer of wiring to lead a subset of the signal pads out of an orthographic projection region of the flip chip die on the package substrate, wherein the subset of the signal pads is configured to carry all functional signals required by design specifications of the flip chip die for the array of the bump pads.Type: GrantFiled: June 10, 2021Date of Patent: January 30, 2024Assignee: NEXTVPU (SHANGHAI) CO., LTD.Inventors: Aofeng Qian, Gang Qin, Xinpeng Feng, Ji Zhou
-
Patent number: 11876065Abstract: In a described example, an apparatus includes: a semiconductor die having a device side surface; bond pads on the semiconductor die on the device side surface; post connects having a proximate end on the bond pads and extending from the bond pads to a distal end, the diameter of the post connects at the proximate end being the same as the diameter of the post connects at the distal end; polyimide material covering sides of the post connects and covering at least a portion of the bond pads; and solder bumps on the distal end of the post connects.Type: GrantFiled: September 30, 2021Date of Patent: January 16, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Katleen Fajardo Timbol, Salvatore Frank Pavone, Rafael Jose Lizares Guevara
-
Patent number: 11869719Abstract: A composite capacitor that includes a plurality of capacitors and an insulating section. The plurality of capacitors are stacked on each other. The insulating section covers peripheral surfaces of the plurality of capacitors about a central axis of the plurality of capacitors, the stacking direction of the plurality of capacitors being a direction of the central axis. Each of the plurality of capacitors includes a support electrode layer, plural columnar conductors, a dielectric layer, and a counter electrode layer. Each of the plural columnar conductors has a nano-size outer diameter. The plurality of capacitors include a first capacitor and a second capacitor connected in parallel with the first capacitor.Type: GrantFiled: April 18, 2022Date of Patent: January 9, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Masaki Nagata, Yasuhiro Shimizu
-
Patent number: 11862537Abstract: A soldering structure configured for preventing solder overflow during soldering and a power module, may include a component to be soldered; and a metal layer having a bonding area, to which the component to be soldered is bonded by solder, and a groove portion formed around the bonding area.Type: GrantFiled: July 13, 2021Date of Patent: January 2, 2024Assignees: Hyundai Motor Company, Kia CorporationInventors: Jun Hee Park, Nam Sik Kong, Hyun Koo Lee
-
Patent number: 11855232Abstract: A semiconductor package is provided. The semiconductor package includes a heat dissipation substrate including a first conductive through-via embedded therein; a sensor die disposed on the heat dissipation substrate; an insulating encapsulant laterally encapsulating the sensor die; a second conductive through-via penetrating through the insulating encapsulant; and a first redistribution structure and a second redistribution structure disposed on opposite sides of the heat dissipation substrate. The second conductive through-via is in contact with the first conductive through-via. The sensor die is located between the second redistribution structure and the heat dissipation substrate. The second redistribution structure has a window allowing a sensing region of the sensor die receiving light. The first redistribution structure is electrically connected to the sensor die through the first conductive through-via, the second conductive through-via and the second redistribution structure.Type: GrantFiled: May 23, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hsuan Tai, Hao-Yi Tsai, Yu-Chih Huang, Chih-Hao Chang, Chia-Hung Liu, Ban-Li Wu, Ying-Cheng Tseng, Po-Chun Lin
-
Patent number: 11854857Abstract: A method for producing 3D semiconductor devices including: providing a first level including first transistors and a first single crystal layer; forming a first metal layer on top of the first level; forming a second metal layer on top of the first metal layer; forming at least one second level on top of or above the second metal layer; performing a lithography step on the second level; forming at least one third level on top of or above the second level; performing processing steps to form first memory cells within the second level and second memory cells within the third level, where the first memory cells include at least one second transistor, the second memory cells include at least one third transistor, first transistors control power delivery to some second transistors; and then forming at least four independent memory arrays which include some first memory cells and/or second memory cells.Type: GrantFiled: September 4, 2023Date of Patent: December 26, 2023Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak C. Sekar
-
Patent number: 11828790Abstract: A circuit test structure includes an interposer for electrically connecting to a chip, wherein the interposer includes a conductive line, and the conductive line extends along at least two side of the interposer. The circuit test structure further includes a plurality of electrical connections to the conductive line. The circuit test structure further includes a testing site electrically connected to the conductive line, wherein the testing site is on an opposite surface of the interposer from the plurality of electrical connections.Type: GrantFiled: April 13, 2021Date of Patent: November 28, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Fang Chen, Hsiang-Tai Lu, Chih-Hsien Lin
-
Patent number: 11830722Abstract: A method of manufacturing a package unit, comprising: preparing a circuit board having a first region, a second region surrounding the first region, and a third region between the first and the second region; preparing a mold having a frame-shaped protruding portion surrounding a first cavity, the frame-shaped protruding portion partitioning the first cavity and a second cavity surrounding the first cavity; arranging the circuit board and the mold such that the first region of the circuit board faces the first cavity, the second region of the circuit board faces the second cavity, and a gap which communicates the first cavity and the second cavity with each other is formed between the frame-shaped protruding portion and the third region of the circuit board; and forming a frame-shaped resin member on top of the second region of the circuit board by pouring a resin into the second cavity.Type: GrantFiled: January 25, 2023Date of Patent: November 28, 2023Assignee: CANON KABUSHIKI KAISHAInventors: Koichi Shimizu, Satoru Hamasaki
-
Patent number: 11817362Abstract: The present disclosure provides an electronic apparatus including a first surface, a second surface, a third surface, a plurality of conductive elements, and an encapsulant. The second surface is nonparallel to the first surface. The third surface is distinct from the first surface and the second surface. The plurality of conductive elements are exposed from the second surface. The encapsulant covers the third surface and exposes the first surface and the second surface.Type: GrantFiled: July 13, 2021Date of Patent: November 14, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Pang Yuan Lee, Kuei-Hao Tseng, Chih Lung Lin
-
Patent number: 11818843Abstract: An electronic device including an interposer is provided.Type: GrantFiled: October 21, 2022Date of Patent: November 14, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jungsik Park, Soyoung Lee
-
Patent number: 11817377Abstract: A non-conductive encapsulation cover is mounted on a support face of a support substrate to delimit, with the support substrate, an internal housing. An integrated circuit chip is mounted to the support substrate within the internal housing. A metal pattern is mounted to an internal wall of the non-conductive encapsulation cover in a position facing the support face. At least two U-shaped metal wires are provided within the internal housing, located to a side of the integrated circuit chip, and fixed at one end to the metallic pattern and at another end to the support face.Type: GrantFiled: August 1, 2022Date of Patent: November 14, 2023Assignee: STMicroelectronics (Grenoble 2) SASInventors: Romain Coffy, Fabien Quercia
-
Patent number: 11812545Abstract: The present disclosure provides a power supply system and an electronic device. The power supply system is used to supply power to a load and includes a system board where the load is disposed; a substrate; at least one output capacitor surface-mounted on the second side of the system board; at least one positive output conductive-connected region disposed on the first side of the substrate, and being electrically connected to one terminal of the at least one output capacitor; at least one negative output conductive-connected region disposed on the first side of the substrate, and being electrically connected to other terminal of the at least one output capacitor; and at least one power unit disposed on the second side of the substrate, and being electrically connected to the at least one positive output conductive-connected region and the at least one negative output conductive-connected region.Type: GrantFiled: March 25, 2022Date of Patent: November 7, 2023Assignee: Delta Electronics (Shanghai) CO., LTDInventors: Shouyu Hong, Qingdong Chen, Sansan Guo, Wulong Cong, Yiqing Ye, Chongfeng Zheng, Ganyu Zhou, Pengkai Ji
-
Patent number: 11810850Abstract: In some implementations, a substrate for coupling to an integrated circuit includes multiple layers. Each of the multiple layers has, in a particular region of the substrate, a repeating pattern of regions corresponding to power and ground. The multiple layers include (i) a top layer having, in the particular region, power contacts and ground contacts for coupling to an integrated circuit and (ii) a bottom layer having, in the particular region, power contacts and ground contacts for coupling to another device. At least one layer of the multiple layers has a repeating pattern of signal traces that extend along and are located between the regions corresponding to ground in the at least one layer.Type: GrantFiled: March 1, 2022Date of Patent: November 7, 2023Assignee: Google LLCInventors: Jin Young Kim, Zhonghua Wu
-
Patent number: 11812556Abstract: There is provided a printed circuit board including: a first insulating layer; a first circuit pattern formed on a first surface of the first insulating layer; an adhesive layer provided on a second surface of the first insulating layer; and an electronic component disposed on the adhesive layer and enclosed by the first insulating layer and a second insulating layer formed on the first insulating layer.Type: GrantFiled: July 13, 2021Date of Patent: November 7, 2023Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Jung Hyun Park, Yong Ho Baek, Jae Hoon Choi
-
Patent number: 11804396Abstract: A method for producing a 3D semiconductor device including: providing a first level including a first single crystal layer; forming a first metal layer on top of the first level; forming a second metal layer on top of the first metal layer; forming at least one second level above the second metal layer; performing a first lithography step on the second level; forming a third level on top of the second level; performing processing steps to form first memory cells within the second level and form second memory cells within the third level, where the first memory cells include at least one second transistor, and the second memory cells include at least one third transistor; and then at performing at least one deposition step which deposits gate electrodes for both the second and the third transistors, and forming at least four independent memory arrays.Type: GrantFiled: May 22, 2023Date of Patent: October 31, 2023Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak C. Sekar
-
Patent number: 11784144Abstract: A semiconductor device comprises a first semiconductor chip, a first planar waveguide transmission line arranged within a BEOL metal stack of the first semiconductor chip, wherein the first planar waveguide transmission line comprises line sections situated opposite one another, and a second planar waveguide transmission line arranged over the first semiconductor chip and electrically coupled to the first planar waveguide transmission line, wherein the second planar waveguide transmission line comprises line sections situated opposite one another.Type: GrantFiled: May 28, 2020Date of Patent: October 10, 2023Assignee: Infineon Technologies AGInventor: Horst Theuss
-
Patent number: 11784115Abstract: A component carrier includes a stack with at least one electrically conductive layer structure and at least one electrically insulating layer structure. At least one electrically insulating layer structure has at least partly tapering through holes filled substantially completely with an electrically conductive filling. The at least one electrically conductive layer structure and the electrically conductive filling are made of the same material. In addition, different ones of the through holes of one electrically insulating layer structure are tapering in opposite directions.Type: GrantFiled: August 2, 2021Date of Patent: October 10, 2023Assignee: AT&S Austria Technologie & Systemtechnik AktiengesellschaftInventor: Roland Wilfing
-
Patent number: 11776862Abstract: The present disclosure relates to a semiconductor device package, which includes a carrier, a lid, a first adhesive layer and a constraint structure. The carrier includes a surface and a first conductive pad on the surface of the carrier. The lid includes a first portion and a second portion separated from the first portion on the surface of the carrier. The first conductive pad is disposed between the first portion of the lid and the surface of the carrier. The first adhesive layer includes a first portion between the first portion of the lid and the first conductive pad. The constraint structure surrounds the first adhesive layer.Type: GrantFiled: September 21, 2020Date of Patent: October 3, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chun-Han Chen, Hsun-Wei Chan, Mei-Yi Wu
-
Patent number: 11776941Abstract: A semiconductor package includes a package substrate, a connection substrate on the package substrate, a first image sensor chip on the connection substrate, a second image sensor chip on the connection substrate, the second image sensor chip being horizontally spaced apart from the first image sensor chip, and a memory chip disposed on the package substrate and electrically connected to the first image sensor chip through the connection substrate. A distance between the first image sensor chip and the second image sensor chip is less than a thickness of the first image sensor chip.Type: GrantFiled: June 24, 2021Date of Patent: October 3, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yonghoe Cho, Sunkyoung Seo, Chajea Jo
-
Patent number: 11778732Abstract: A signal transmission circuit packaging structure is disclosed. The signal transmission circuit packaging structure includes a body, a main circuit unit, power pins, input pins, output pins, control pins and ground pins. The main circuit unit is arranged in the center of the body. The power pins are arranged in the center of the body. The input pins are arranged at a first side of the body and are electrically connected to the main circuit unit. The output pins are arranged at a side of the body opposite to the first side and are electrically connected to the main circuit unit. The control pins are arranged at a second side of the body and are electrically connected to the main circuit unit. The ground pins are arranged at corners of the body to separate the input pins, the output pins and the control pins.Type: GrantFiled: October 20, 2021Date of Patent: October 3, 2023Assignee: LERAIN TECHNOLOGY CO., LTD.Inventors: Miaobin Gao, Chia-Chi Hu
-
Patent number: 11769720Abstract: An electronic substrate connects to a semiconductor component via a plurality of front surface terminals disposed in an array on a front surface and connects to a main substrate via a plurality of back surface terminals disposed in an array on a back surface. The electronic substrate includes: a first wiring that electrically connects the front surface terminals and the back surface terminals in the electronic substrate and is supplied with power supply from the main substrate via the back surface terminals; and a second wiring that electrically connects the front surface terminals and the back surface terminals in the electronic substrate, is supplied with power supply having the same potential as the first wiring from the main substrate via the back surface terminals, and is not electrically connected to the first wiring in the electronic substrate.Type: GrantFiled: October 31, 2019Date of Patent: September 26, 2023Assignee: AISIN CORPORATIONInventors: Takanobu Naruse, Yasuhiro Sassa
-
Patent number: 11758697Abstract: A low inductance power module with low power loop inductance and high-power density is provided. The power module may include a vertical power loop structure, a cooling layer, and a thermal dissipation structure. The vertical power loop structure may utilize a substrate bottom conduction layer for electrical conduction. The thermal dissipation structure may be disposed between the substrate bottom conduction layer and the cooling layer. The vertical power loop structure may include integrated decoupling capacitors. Alternatively, the structure may include no integrated decoupling capacitors. The vertical power loop structure may include one or more half-bridge structures connected in parallel, each with its own integrated decoupling capacitors. The vertical power loop structure reduces power loop inductance in the power module, and the thermal dissipation structure provides electrical insulation, mechanical support, and thermal conduction.Type: GrantFiled: September 25, 2020Date of Patent: September 12, 2023Assignee: OHIO STATE INNOVATION FOUNDATIONInventors: Xintong Lyu, Jin Wang
-
Patent number: 11757264Abstract: A modular power overlay architecture includes at least two sets of power overlay tiles arranged to provide for or meet a desired power overlay architecture demand. The power overlay assembly can include a base having seats to receive the power overlay tiles. The power overlay tiles can include power switching components arranged relative to a conductive surface commonly arranged relative to each of the at least two sets of power overlay tiles.Type: GrantFiled: April 16, 2021Date of Patent: September 12, 2023Assignee: GE Aviation Systems LLCInventors: Liqiang Yang, Richard Anthony Eddins, Robert Lloyd George, Darrell Lee Grimes
-
Patent number: 11758645Abstract: The present disclosure provides a power supply system and an electronic device. The power supply system is used to supply power to a load and includes a system board where the load is disposed; a substrate; at least one output capacitor surface-mounted on the second side of the system board; at least one positive output conductive-connected region disposed on the first side of the substrate, and being electrically connected to one terminal of the at least one output capacitor; at least one negative output conductive-connected region disposed on the first side of the substrate, and being electrically connected to other terminal of the at least one output capacitor; and at least one power unit disposed on the second side of the substrate, and being electrically connected to the at least one positive output conductive-connected region and the at least one negative output conductive-connected region.Type: GrantFiled: March 25, 2022Date of Patent: September 12, 2023Assignee: Delta Electronics (Shanghai) CO., LTDInventors: Shouyu Hong, Qingdong Chen, Sansan Guo, Wulong Cong, Yiqing Ye, Chongfeng Zheng, Ganyu Zhou, Pengkai Ji
-
Patent number: 11749602Abstract: Provided is a method for fabricating an interconnect. The method comprises forming a topological semi-metal layer. The method further comprises patterning the topological semi-metal layer to form one or more interconnects. The method further comprises forming a dielectric layer between the one or more interconnects. The method further comprises forming a hermetic dielectric cap layer on top of the one or more interconnects and the dielectric layer.Type: GrantFiled: November 17, 2020Date of Patent: September 5, 2023Assignee: International Business Machines CorporationInventors: Ching-Tzu Chen, Nicholas Anthony Lanzillo, Vijay Narayanan, Takeshi Nogami
-
Patent number: 11749629Abstract: A semiconductor package for high-speed die connections using a conductive insert, the semiconductor package comprising: a die; a plurality of redistribution layers; a conductive insert housed in a perforation through the plurality of redistribution layers; and a conductive bump conductively coupled to an input/output (I/O) connection point of the die via the conductive insert.Type: GrantFiled: December 10, 2020Date of Patent: September 5, 2023Assignee: ADVANCED MICRO DEVICES, INC.Inventor: Rahul Agarwal
-
Patent number: 11742264Abstract: There is provided a semiconductor device, including: a semiconductor element which includes an element main surface and an element rear surface that face opposite sides in a thickness direction and in which a first electrode and a second electrode are formed on the element main surface; a first conductive member electrically connected to the first electrode; a second conductive member electrically connected to the second electrode; and a sealing resin configured to cover part of the first conductive member, part of the second conductive member, and the semiconductor element.Type: GrantFiled: May 5, 2021Date of Patent: August 29, 2023Assignee: ROHM CO., LTD.Inventor: Yoshikatsu Miura
-
Patent number: 11742250Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip, and a first TSV penetrating the first semiconductor chip. The first semiconductor chip includes a first resistor coupled between a first power supply and a first node, a switch circuit coupled between the first node and the first TSV, a pad electrode operatively coupled to the first node, and a constant current source operatively coupled to either one of the first node and the pad electrode.Type: GrantFiled: August 18, 2020Date of Patent: August 29, 2023Assignee: Micron Technology, Inc.Inventor: Harutaka Makabe
-
Patent number: 11728294Abstract: A package substrate is disclosed. The package substrate includes a die package in the package substrate located at least partially underneath a location of a power delivery interface in a die that is coupled to the surface of the package substrate. Connection terminals are accessible on a surface of the die package to provide connection to the die that is coupled to the surface of the package substrate. Metal-insulator-metal layers inside the die package are coupled to the connection terminals.Type: GrantFiled: November 3, 2021Date of Patent: August 15, 2023Assignee: Intel CorporationInventors: Andrew Collins, Sujit Sharan, Jianyong Xie
-
Patent number: 11728180Abstract: A chip package structure is provided. The chip package structure includes a wiring substrate including a substrate, a first pad, and a second pad. The first pad and the second pad are respectively over a first surface and a second surface of the substrate, and the first pad is narrower than the second pad. The chip package structure includes a conductive adhesive layer over the first pad. The conductive adhesive layer is in direct contact with the first pad. The chip package structure includes a nickel layer over the conductive adhesive layer. The chip package structure includes a chip over the wiring substrate. The chip package structure includes a conductive bump between the nickel layer and the chip. The conductive bump includes gold.Type: GrantFiled: April 11, 2022Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuo-Ching Hsu, Yu-Huan Chen, Chen-Shien Chen
-
Patent number: 11721634Abstract: A conductive structure includes a core portion, a plurality of electronic devices and a filling material. The core portion defines a cavity. The electronic devices are disposed in the cavity of the core portion. The filling material is disposed between the electronic devices and a sidewall of the cavity of the core portion.Type: GrantFiled: January 25, 2021Date of Patent: August 8, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Wen Hung Huang
-
Patent number: 11710722Abstract: A semiconductor device includes a rigid flex circuit that has a first rigid region and a second rigid region that are electrically connected by a flexible portion. A first die is mounted to a first side of the first rigid region. A second die is mounted to a second side of the second rigid region. The first and second sides are on opposite sides of the rigid flex circuit. The flexible portion is bent to hold the first and second rigid regions in generally vertical alignment with each other.Type: GrantFiled: April 16, 2021Date of Patent: July 25, 2023Assignee: Micron Technology, Inc.Inventors: Kelvin Tan Aik Boo, Seng Kim Ye, Chin Hui Chong, Hong Wan Ng
-
Patent number: 11699644Abstract: A molded frame interconnect includes power, ground and signal frame interconnects in a molded mass, that encloses an integrated-circuit package precursor, which is inserted into the frame, and coupled to the frame interconnects by a build-up redistribution layer.Type: GrantFiled: November 17, 2021Date of Patent: July 11, 2023Assignee: Intel CorporationInventors: Jiun Hann Sir, Eng Huat Goh, Poh Boon Khoo