Adapted For Altering Junction Breakdown Voltage By Shape Of Semiconductor Body (epo) Patents (Class 257/E29.023)
-
Patent number: 11545362Abstract: A manufacturing method of an electronic device includes: forming a drift layer of an N type; forming a trench in the drift layer; forming an edge-termination structure alongside the trench by implanting dopant species of a P type; and forming a depression region between the trench and the edge-termination structure by digging the drift layer. The steps of forming the depression region and the trench are carried out at the same time. The step of forming the depression region comprises patterning the drift layer to form a structural connection with the edge-termination structure having a first slope, and the step of forming the trench comprises etching the drift layer to define side walls of the trench, which have a second slope steeper than the first slope.Type: GrantFiled: April 29, 2021Date of Patent: January 3, 2023Assignee: STMICROELECTRONICS S.r.l.Inventors: Edoardo Zanetti, Simone Rascuna', Mario Giuseppe Saggio, Alfio Guarnera, Leonardo Fragapane, Cristina Tringali
-
Patent number: 10134846Abstract: A semiconductor device including a semiconductor substrate having an edge termination portion and an active portion is provided. The edge termination portion includes an outer edge region provided on an end portion of a front surface of the semiconductor substrate and within a predetermined depth range. The active portion includes a well region provided on an inner side relative to the outer edge region of the front surface of the semiconductor substrate and within a predetermined depth range. The semiconductor device further includes an insulating film provided on the front surface of the semiconductor substrate and at least between the outer edge region and the well region and having a taper portion, and a resistive film provided on the insulating film and electrically connected to the outer edge region and the well region. A taper angle of the taper portion of the insulating film is 60 degrees or less.Type: GrantFiled: December 26, 2017Date of Patent: November 20, 2018Assignee: FUJI ELECTRIC CO., LTD.Inventor: Yasunori Agata
-
Patent number: 9564890Abstract: A System-on-Chip includes a controller for generating a switching signal for driving a switching element of a power stage of a switched power converter. The power stage generates an output voltage according to the switching signal and an input voltage by the switching element. The controller is located on the same chip as the System-on-Chip and wherein the output voltage is generated for powering a supply domain of the System-on-Chip.Type: GrantFiled: November 14, 2013Date of Patent: February 7, 2017Assignee: IDT Europe GmbHInventors: Eric Marschalkowski, Ed Lam, Richard Maria Schmitz
-
Patent number: 8735997Abstract: A transistor structure that improves ESD withstand voltages is offered. A high impurity concentration drain layer is formed in a surface of an intermediate impurity concentration drain layer at a location separated from a drain-side end of a gate electrode. And a P-type impurity layer is formed in a surface of a substrate between the gate electrode and the high impurity concentration drain layer so as to surround the high impurity concentration drain layer. When a parasitic bipolar transistor is turned on by an abnormal surge, electrons travel from a source electrode to a drain electrode. Here, electrons travel dispersed in the manner to avoid a vicinity X of the surface of the substrate and travel through a deeper path to the drain electrode as indicated by arrows in FIG. 4.Type: GrantFiled: September 17, 2007Date of Patent: May 27, 2014Assignee: Semiconductor Components Industries, LLCInventors: Toshihiro Hachiyanagi, Masafumi Uehara, Katsuyoshi Anzai
-
Patent number: 8643112Abstract: A semiconductor device capable of dissipating heat, which has been produced in an ESD protection element, to the exterior of the device rapidly and efficiently includes an ESD protection element having a drain region, a source region and a gate electrode, and a thermal diffusion portion. The thermal diffusion portion, which has been formed on the drain region, has a metal layer electrically connected to a pad, and contacts connecting the drain region and metal layer. The metal layer has a first wiring trace extending along the gate electrode, and second wiring traces intersecting the first wiring trace perpendicularly. The contacts are connected to intersections between the first wiring trace and the second wiring traces. Heat that has been produced at a pn-junction of the ESD protection element and transferred through a contact is diffused simultaneously in three directions through the first wiring trace and second wiring trace in the metal layer and is released into the pad.Type: GrantFiled: November 9, 2012Date of Patent: February 4, 2014Assignee: Renesas Electronics CorporationInventor: Mototsugu Okushima
-
Patent number: 8642987Abstract: The invention provides a novel memory for which process technology is relatively simple and which can store multivalued information by a small number of elements. A part of a shape of the first electrode in the first storage element is made different from a shape of the first electrode in the second storage element, and thereby voltage values which change electric resistance between the first electrode and the second electrode are varied, so that one memory cell stores multivalued information over one bit. By partially processing the first electrode, storage capacity per unit area can be increased.Type: GrantFiled: October 14, 2009Date of Patent: February 4, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tamae Takano, Kiyoshi Kato, Hideaki Kuwabara
-
Patent number: 8552414Abstract: An electronically scannable multiplexing device is capable of addressing multiple bits within a volatile or non-volatile memory cell. The multiplexing device generates an electronically scannable conducting channel with two oppositely formed depletion regions. The depletion width of each depletion region is controlled by a voltage applied to a respective control gate at each end of the multiplexing device. The present multi-bit addressing technique allows, for example, 10 to 100 bits of data to be accessed or addressed at a single node. The present invention can also be used to build a programmable nanoscale logic array or for randomly accessing a nanoscale sensor array.Type: GrantFiled: February 16, 2012Date of Patent: October 8, 2013Assignee: International Business Machines CorporationInventors: Hemantha Kumar Wickramasinghe, Kailash Gopalakrishnan
-
Publication number: 20130161741Abstract: A semiconductor device according an aspect of the present disclosure may include an isolation layer formed within a substrate and formed to define an active region, a junction formed in the active region, well regions formed under the isolation layer, and a plug embedded within the substrate between the junction and the well regions and formed extend to a greater depth than the well regions.Type: ApplicationFiled: August 6, 2012Publication date: June 27, 2013Applicant: SK HYNIX INC.Inventor: Wan Cheul SHIN
-
Patent number: 8431460Abstract: A semiconductor device comprising a silicon substrate, a gate structure and a heteroatom-containing epitaxial structure is provided. The gate structure is disposed on a surface of the silicon substrate. The heteroatom-containing epitaxial structure is disposed adjacent to the gate structure and has a major portion and an extension portion, wherein the major portion virtual vertically extends downwards into the silicon substrate from the surface; and the extension portion further extends downwards into the silicon substrate with a tapered cross-section continuing with the major portion.Type: GrantFiled: May 27, 2011Date of Patent: April 30, 2013Assignee: United Microelectronics Corp.Inventors: Shin-Chuan Huang, Guang-Yaw Hwang, Hsiang-Ying Wang, Yu-Hsiang Hung, I-Chang Wang
-
Publication number: 20120267750Abstract: A semiconductor apparatus having a bootstrap-type driver circuit includes a cavity for a SON structure formed below a bootstrap diode Db, and a p-type floating region formed in a n? epitaxial layer between a bootstrap diode Db and a p-type GND region at the ground potential (GND). The p-type floating region extends to the cavity for suppressing the leakage current caused by the holes flowing to the p? substrate in charging an externally attached bootstrap capacitor C1. The semiconductor apparatus which includes a bootstrap-type driver circuit facilitates suppressing the leakage current caused by the holes flowing to the p? substrate, when the bootstrap diode is biased in forward.Type: ApplicationFiled: April 17, 2012Publication date: October 25, 2012Applicant: FUJI ELECTRONIC CO., LTD.Inventors: Tomohiro IMAI, Masaharu Yamaji
-
Patent number: 8294235Abstract: A MOSFET switch which has a low surface electric field at an edge termination area, and also has increased breakdown voltage. The MOSFET switch has a new edge termination structure employing an N-P-N sandwich structure. The MOSFET switch also has a polysilicon field plate configuration operative to enhance any spreading of any depletion layer located at an edge of a main PN junction of the N-P-N sandwich structure.Type: GrantFiled: April 12, 2011Date of Patent: October 23, 2012Assignee: MaxPower Semiconductor, Inc.Inventors: Jun Zeng, Mohamed N. Darwish, Shih-Tzung Su
-
Patent number: 8110494Abstract: Systems and methods for maximizing the breakdown voltage of a semiconductor device are described. In a multiple floating guard ring design, the spacing between two consecutive sets of floating guard rings may increase with their distance from the main junction while maintaining depletion region overlap, thereby alleviating crowding and optimally spreading the electric field leading to a breakdown voltage that is close to the intrinsic material limit. In another exemplary embodiment, fabrication of floating guard rings simultaneously with the formation of another semiconductor feature allows precise positioning of the first floating guard ring with respect to the edge of a main junction, as well as precise control of floating guard ring widths and spacings. In yet another exemplary embodiment, design of the vertical separation between doped regions of a semiconductor device adjusts the device's gate-to-source breakdown voltage without affecting the device's pinch-off voltage.Type: GrantFiled: August 27, 2009Date of Patent: February 7, 2012Assignee: Northrop Grumman Systems CorporationInventors: John V. Veliadis, Eric Jonathan Stewart, Megan Jean McCoy, Li-shu Chen, Ty Richard McNutt
-
Patent number: 7964910Abstract: Disclosed is a transistor that incorporates epitaxially deposited source/drain semiconductor films and a method for forming the transistor. A crystallographic etch is used to form recesses between a channel region and trench isolation regions in a silicon substrate. Each recess has a first side, having a first profile, adjacent to the channel region and a second side, having a second profile, adjacent to a trench isolation region. The crystallographic etch ensures that the second profile is angled so that all of the exposed recess surfaces comprise silicon. Thus, the recesses can be filled by epitaxial deposition without divot formation. Additional process steps can be used to ensure that the first side of the recess is formed with a different profile that enhances the desired stress in the channel region.Type: GrantFiled: October 17, 2007Date of Patent: June 21, 2011Assignee: International Business Machines CorporationInventor: Thomas W. Dyer
-
Patent number: 7923804Abstract: A MOSFET switch which has a low surface electric field at an edge termination area, and also has increased breakdown voltage. The MOSFET switch has a new edge termination structure employing an N-P-N sandwich structure. The MOSFET switch also has a polysilicon field plate configuration operative to enhance any spreading of any depletion layer located at an edge of a main PN junction of the N-P-N sandwich structure.Type: GrantFiled: February 9, 2009Date of Patent: April 12, 2011Assignee: MaxPower Semiconductor Inc.Inventors: Jun Zeng, Mohamed N. Darwish, Shih-Tzung Su
-
Patent number: 7893497Abstract: Provided is a semiconductor device including an electrostatic discharge (ESD) protection element provided between an external connection terminal and an internal circuit region. In the semiconductor device, interconnect extending from the external connection terminal to the ESD protection element includes a plurality of metal interconnect layers so that a resistance of the interconnect extending from the external connection terminal to the ESD protection element is made smaller than a resistance of interconnect extending from the ESD protection element to an internal element. The interconnect extending from the ESD protection element to the internal element includes metal interconnect layers equal to or smaller in number than the plurality of interconnect layers used in the interconnect extending from the external connection terminal to the ESD protection element.Type: GrantFiled: August 15, 2008Date of Patent: February 22, 2011Assignee: Seiko Instruments Inc.Inventor: Hiroaki Takasu
-
Patent number: 7888767Abstract: A semiconductor structure includes a first high-voltage well (HVW) region of a first conductivity type overlying a substrate, a second HVW region of a second conductivity type opposite the first conductivity type overlying the substrate and laterally adjoining the first HVW region, and a third HVW region of the second conductivity type underlying the second HVW region. A region underlying the first HVW region is substantially free from the third HVW region, wherein the third HVW region has a bottom lower than a bottom of the first HVW region. The semiconductor structure further includes an insulation region in a portion and extending from a top surface of the first HVW region into the first HVW region, a gate dielectric extending from over the first HVW region to over the second HVW region wherein the gate dielectric has a portion over the insulation region, and a gate electrode on the gate dielectric.Type: GrantFiled: October 26, 2006Date of Patent: February 15, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kun-Ming Huang, Hsueh-Liang Chou, Weng-Chu Chu, Chen-Bau Wu
-
Patent number: 7821014Abstract: A semiconductor device and a manufacturing method thereof uses a semiconductor substrate of silicon carbide. On one principal surface side of the substrate, at its central section, a layer of silicon carbide or gallium nitride as a semiconductor layer having the thickness at least necessary for breakdown voltage blocking is epitaxially grown or formed from part of the substrate. A recess is formed in the other principal surface side of substrate at a position facing the central section. A supporting section surrounds the bottom of the recess and provides the side face of the recess. The recess is formed by processing such as dry etching. The semiconductor device, even though the semiconductor substrate is made thinner for the realization of small on-resistance, can maintain the strength of the semiconductor substrate capable of reducing occurrence of a wafer cracking during the manufacturing process.Type: GrantFiled: March 8, 2007Date of Patent: October 26, 2010Assignee: Fuji Electric Systems Co., Ltd.Inventors: Yoshiyuki Yonezawa, Daisuke Kishimoto
-
Patent number: 7800196Abstract: An exemplary edge termination structure maintains the breakdown voltage of the semiconductor device after it has been sawed off the wafer and packaged by creating an electric field stop layer at a periphery of the semiconductor device. The electric field stop layer has a dopant concentration higher than that of the layer in which an edge termination is implemented, such as a drift layer or a channel layer. The electric field stop layer may be created by selectively masking the peripheries of the device during the device processing, i.e., mesa etch, to protect and preserve the highly doped material at the peripheries of the device.Type: GrantFiled: September 30, 2008Date of Patent: September 21, 2010Assignee: Northrop Grumman Systems CorporationInventors: John Victor D. Veliadis, Ty R. McNutt
-
Patent number: 7777292Abstract: A semiconductor device includes a semiconductor substrate of a first conductivity type having a top surface and a bottom surface, a semiconductor layer of a first conductivity type formed on the top surface of the semiconductor substrate, and having an active region and an edge termination region surrounding the active region, a first semiconductor region of a second conductivity type formed in the edge termination region adjacent to an edge of the active region, a second semiconductor region of a second conductivity type buried in the edge termination region in a sheet shape or a mesh shape substantially in parallel with a surface of the semiconductor layer, a first electrode formed on the active region of the semiconductor layer and a part of the first semiconductor region, and a second electrode formed on the bottom surface of the semiconductor substrate.Type: GrantFiled: June 25, 2007Date of Patent: August 17, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Chiharu Ota, Johji Nishio, Tetsuo Hatakeyama, Takashi Shinohe
-
Patent number: 7755142Abstract: In either of a source side and a drain side of an insular semiconductor thin film, a gate electrode is extended without a break along the contour of the insular semiconductor thin film to provide a branch closed circuit, thereby removing a current component path to server as a sub-channel in the edge of the insular semiconductor thin film, in order to eliminate current components due to the concentration of a gate electric field in silicon thin-film edges occurring in edges of an insular semiconductor thin film of top gate type thin-film transistors and a shift of threshold due to fixed charges in the periphery of the silicon thin-file edges.Type: GrantFiled: June 12, 2007Date of Patent: July 13, 2010Assignee: Hitachi Displays, Ltd.Inventors: Mieko Matsumura, Mutsuko Hatano, Mitsuhide Miyamoto
-
Publication number: 20100078755Abstract: An exemplary edge termination structure maintains the breakdown voltage of the semiconductor device after it has been sawed off the wafer and packaged by creating an electric field stop layer at a periphery of the semiconductor device. The electric field stop layer has a dopant concentration higher than that of the layer in which an edge termination is implemented, such as a drift layer or a channel layer. The electric field stop layer may be created by selectively masking the peripheries of the device during the device processing, i.e., mesa etch, to protect and preserve the highly doped material at the peripheries of the device.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: John Victor Veliadis, Ty R. McNutt
-
Patent number: 7652307Abstract: In a semiconductor device of the present invention, a MOS transistor is disposed in an elliptical shape. Linear regions in the elliptical shape are respectively used as the active regions, and round regions in the elliptical shape is used respectively as the inactive regions. In each of the inactive regions, a P type diffusion layer is formed to coincide with a round shape. Another P type diffusion layer is formed in a part of one of the inactive regions. These P type diffusion layers are formed as floating diffusion layers, are capacitively coupled to a metal layer on an insulating layer, and assume a state where predetermined potentials are respectively applied thereto. This structure makes it possible to maintain current performance of the active regions, while improving the withstand voltage characteristics in the inactive regions.Type: GrantFiled: September 7, 2006Date of Patent: January 26, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Shuichi Kikuchi, Kiyofumi Nakaya, Shigeaki Okawa
-
Patent number: 7279768Abstract: In a semiconductor device of the present invention, an N-type buried diffusion layer is formed across a substrate and an epitaxial layer. A P-type buried diffusion layer is formed across an upper surface of the N-type buried diffusion layer over a wide range to form a PN junction region for an overvoltage protection. A P-type diffusion region is formed so as to be connected to the P-type buried diffusion layer. A breakdown voltage of the PN junction region is lower than a breakdown voltage between a source and a drain. This structure makes it possible to prevent a concentration of a breakdown current and protect the semiconductor device from an overvoltage.Type: GrantFiled: February 23, 2006Date of Patent: October 9, 2007Assignee: Sanyo Electric Co., Ltd.Inventors: Ryo Kanda, Shuichi Kikuchi, Seiji Otake
-
Patent number: 7115946Abstract: A semiconductor device includes a semiconductor region of a first conductivity type, a drain region of the first conductivity type, an offset region of the first conductivity type, a body region of the second conductivity type, a source region of the first conductivity type, a gate insulating film and a gate electrode. The drain region is provided in a surface of the semiconductor region and is shaped like a stripe. The offset region is provided in the surface of the semiconductor region and surrounds the drain region. The body region is provided in the surface of the semiconductor region and surrounds the offset region. The source region is provided in a surface of the body region and surrounds the offset region. The gate insulating film is provided on a part of the body region. The gate electrode is provided on the gate insulating film.Type: GrantFiled: September 20, 2001Date of Patent: October 3, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Kawaguchi, Kazutoshi Nakamura, Akio Nakagawa