Significant Integrated Structure, Layout, Or Layout Interconnections Patents (Class 326/47)
-
Patent number: 7345508Abstract: A PLD is configurable to efficiently implement a wide variety of user functions. The PLD includes a programmable interconnect circuit, programmable logic circuits, one-bit registers, selector circuits, and input/output blocks. The programmable interconnect circuit is configurable to connect the signal lines of its output ports to the signal lines of its input ports. The programmable logic circuits are configurable to implement a programmable function generating one-bit signal values from a respective output port of the programmable interconnect circuit. The one-bit registers store a respective one of these one-bit signal values. The programmable selector circuits are each coupled to output ports of a plurality of the one-bit registers, with each of these one-bit registers coupled to a respective one of the programmable logic circuits.Type: GrantFiled: January 24, 2006Date of Patent: March 18, 2008Assignee: Xilinx, Inc.Inventors: Tetse Jang, Soren T. Soe, Scott Te-Sheng Lien
-
Patent number: 7342414Abstract: A fast router and a fast hardware-assisted routing method are disclosed in a network having endpoints, switches and interconnect links. The switches are programmable to allow endpoints to be connected through a particular configuration of switches. The switches also comprise: propagation circuitry which allows a search signal to be propagated through the network; allocation circuitry to set the configuration of switches once a path has been found; and deallocation circuitry to clear a configuration of switches once no path has been found.Type: GrantFiled: January 31, 2003Date of Patent: March 11, 2008Assignees: California Institute of Technology, The Regents of the University of CaliforniaInventors: André DeHon, Randy Huang, John Wawrzynek
-
Patent number: 7342415Abstract: Some embodiments provide a configurable IC that includes several configurable logic circuits for configurably performing computations. The configurable IC also includes several configurable routing circuits for configurable routing signals to and from the logic circuits. In some embodiments, at least a set of the routing circuits are routing/storage circuits. Each routing/storage circuit has an output and a storage section at the output for controllably storing a signal that the routing/storage circuit produces at the output.Type: GrantFiled: March 15, 2005Date of Patent: March 11, 2008Assignee: Tabula, Inc.Inventors: Steven Teig, Herman Schmit, Jason Redgrave, Vikas Chandra
-
Patent number: 7339400Abstract: A programmable logic device (PLD) includes electrically programmable fuses that may be programmed with an identifier of the PLD. The PLD also includes programmable tiles and an interface port that is coupled to a shift register and a subset of the programmable tiles. The interface port includes a control port and a first and second serial data signals. The shift register has a parallel input port to load the identifier from the set of electrically programmable fuses in response to a read command of the control port. The shift register serially shifts by one bit in response to a shift command of the control port, including shifting a bit from the subset of the programmable tiles to the shift register via the first serial data signal and shifting a bit from the shift register to the subset of the programmable tiles via the second serial data signal.Type: GrantFiled: June 9, 2006Date of Patent: March 4, 2008Assignee: Xilinx, Inc.Inventors: James A. Walstrum, Jr., Steven E. McNeil, Shalin Umesh Sheth
-
Patent number: 7330050Abstract: Some embodiments provide a circuit for accessing stored data in a configurable IC that includes several configurable circuits. The IC also includes several storage circuits. Each storage circuit has (1) several storage elements for storing data for the configurable circuits, and (2) output circuitry for outputting data stored in the storage elements. The output circuitry includes a first set of interconnects for receiving at least a first repeating periodic signal and for periodically outputting data from at least two storage elements to the configurable circuits.Type: GrantFiled: March 15, 2005Date of Patent: February 12, 2008Assignee: Tabula, Inc.Inventor: Jason Redgrave
-
Patent number: 7330052Abstract: A fracturable logic element includes a first, second, third, and fourth two-input lookup tables (2-LUTs). Each 2-LUT includes four memory elements. Each memory element is configured to hold one data bit. The fracturable logic element also includes a set of six inputs and a control circuit configured to operate in a first mode and a second mode. When the control circuit operates in the first mode, a first combinatorial output is generated using four of the set of six inputs and the first, second, third, and fourth 2-LUTs. When the control circuit operates in the second mode, a second combinatorial output is generated using a first subset of three of the set of six inputs and the first and second 2-LUTs. Additionally, when the control circuit operates in the second mode, a third combinatorial output is generated using a second subset of three of the set of six inputs and the third and fourth 2-LUTs, the first and second subsets being non-intersecting subsets of the set of six inputs.Type: GrantFiled: September 22, 2005Date of Patent: February 12, 2008Assignee: Altera CorporationInventors: Sinan Kaptanoglu, Bruce B. Pedersen, James G. Schleicher, Jinyong Yuan, Michael D. Hutton, David Lewis
-
Publication number: 20080030228Abstract: Various embodiments of the invention provide for cell structures having independently accessible circuit elements as a part of a customizable logic array device. In one embodiment, a cell forming a portion of a customizable logic array device includes a base layer, which, in turn, including circuit elements each having one or more inputs and one or more outputs. The cell also includes a configuration layer configured to form a logic device from one or more of the circuit elements. Further, the cell includes an interlayer connection layer configured to connect each of the inputs and the outputs to the configuration layer so as to enable each of the circuit elements to be independently accessible. Advantageously, the interlayer connection layer facilitates usage of each of the circuit elements to reduce the number of unused circuit elements in the cell.Type: ApplicationFiled: August 3, 2006Publication date: February 7, 2008Inventors: Lior Amarilio, Yoav Segal
-
Patent number: 7326973Abstract: A method is disclosed to make a hard-coded bit in an integrated circuit on a semiconductor chip changeable in any one and only one metal layer of the semiconductor chip. In one embodiment, the method further comprising fabricating a cell on each metal layer of the semiconductor chip and a logic circuitry on the semiconductor chip. The cells are coupled to the inputs of the logic circuitry. The output of the logic circuitry changes in response to a change in any single cell to cause the hard-coded bit to change.Type: GrantFiled: February 1, 2005Date of Patent: February 5, 2008Assignee: Intel CorporationInventor: Maurice Velandia
-
Patent number: 7323904Abstract: A read out device for reading out a data word from a memory cell is described. The read out device has memory cells, inputs for input variables for selecting a memory cell and a hierarchical arrangement of multiplexers having N hierarchical levels. The control inputs of the multiplexers of a hierarchical level are connected to an input, the inputs of the hierarchical arrangement of multiplexers are connected to the outputs of the memory cells and the number of memory cells is less than 2N.Type: GrantFiled: February 4, 2005Date of Patent: January 29, 2008Assignee: Infineon Technologies AGInventors: Francisco-Javier Veredas-Ramirez, Michael Scheppler
-
Patent number: 7317332Abstract: A programmable logic integrated circuit device has a plurality of regions of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors, signal buffers/drivers, programmable connectors, etc.) are provided on the device for making programmable interconnections to, from, and/or between the regions. At least some of these interconnection resources are provided in two forms that are architecturally similar (e.g., with similar and substantially parallel routing) but that have significantly different signal propagation speed characteristics. For example, a major or larger portion of such dual-form interconnection resources may have what may be termed normal signal speed, while a smaller minor portion may have significantly faster signal speed. Secondary (e.g.Type: GrantFiled: November 7, 2005Date of Patent: January 8, 2008Assignee: Altera CorporationInventors: Tony Ngai, Bruce Pedersen, Sergey Shumarayev, James Schleicher, Wei-Jen Huang, Victor Maruri, Rakesh Patel
-
Patent number: 7312631Abstract: Structures and methods of avoiding hold time violations in a design implemented in a PLD. In a programmable device, the delay of a signal path varies, e.g., depending on the separation between the source and destination of the signal. An optional delay element is provided between a programmable interconnect structure and a destination logic element having a clock skew relative to the source. The optional delay element is programmed by the implementation software to introduce a delay on the signal path when necessary to meet the hold time requirements for the destination logic element. The optional delay is designed to be large enough to overcome hold-time violations even for the largest possible clock skew and the smallest possible signal delay. When no hold time violation occurs, the optional delay element is configured to bypass the additional delay, to avoid imposing a large setup requirement on the signal.Type: GrantFiled: November 1, 2005Date of Patent: December 25, 2007Assignee: Xilinx, Inc.Inventors: Trevor J. Bauer, Ramakrishna K. Tanikella, Steven P. Young
-
Patent number: 7312630Abstract: Some embodiments provide a configurable integrated circuit (“IC”) with a configurable node array. A configurable node array may include configurable nodes arranged in rows and columns. It may also include direct offset connections, with each direct offset connection connecting two nodes that are neither in the same column nor the same row. In some embodiments, at least some direct offset connections connect pairs of nodes that are separated by more than one row and at least one column, or by more than one column and at least one row. Some embodiments establish a direct connection by a set of wire segments that traverse through a set of the IC's wiring layers, and a set of vias when multiple wiring layers are involved. Some of the direct connections may have intervening circuits (e.g. buffer circuits). In some embodiments, the nodes in the array are all similar to each other.Type: GrantFiled: June 30, 2004Date of Patent: December 25, 2007Assignee: Tabula, Inc.Inventors: Andre Rohe, Steven Teig
-
Patent number: 7312633Abstract: Techniques are provided for routing signals to and from input/output pads on a programmable chip that reduce signal delay times. A programmable routing structure is provided that is dedicated to routing signals to and from the input/output (I/O) pads. The programmable routing structure can include long conductors that transmit signals across the chip quickly without the delay encountered in shorter routing conductors. Signals can be routed to and from the I/O pads through vertical and horizontal dedicated routing conductors that bypass global routing conductors. The dedicated I/O routing structure allows signals to be driven onto the chip and off chip more quickly can be achieved through standard programmable routing structures. The dedicated I/O routing structure can be depopulated to reduce the number of programmable connections between the individual conductors, decreasing die area requirements.Type: GrantFiled: October 17, 2006Date of Patent: December 25, 2007Assignee: Altera CorporationInventors: Michael D. Hutton, David Lewis
-
Patent number: 7310004Abstract: An apparatus and methods for interconnecting a plurality of nanoscale programmable logic array (PLA) clusters are disclosed. The appartus allows PLA clusters to be built at nanoscale dimensions, signal restoration to occur at the nanoscale, and interconnection between PLA clusters to be performed with nanoscale wiring. The nanoscale PLA, restoration, and interconnect arrangements can be constructed without using lithographic patterning to produce the nanoscale feature sizes and wire pitches. The nanoscale interconnection of the plurality of nanoscale PLA clusters can implement any logic function or any finite state machine. The nanoscale interconnect allows Manhattan (X,Y grid) routing between arbitrary nanoscale PLA clusters. The methods teach how to interconnect nanoscale PLAs with nanoscale interconnect and how to build arbitrary logic with nanoscale feature sizes without using lithography to pattern the nanoscale features.Type: GrantFiled: July 28, 2005Date of Patent: December 18, 2007Assignee: California Institute of TechnologyInventor: Andre M. DeHon
-
Patent number: 7307450Abstract: A programmable logic block for an asynchronous circuit design is disclosed. After a programmable setup, the logic block not only has the processing function of common devices, but also communicates using the asynchronous protocol so as to design an asynchronous device.Type: GrantFiled: July 1, 2005Date of Patent: December 11, 2007Assignees: Tatung Company, Tatung UniversityInventors: Fang-Jia Liang, Fu-Chiung Cheng
-
Patent number: 7307451Abstract: The present invention proposes a Field Programmable Gate Array device comprising a plurality of configurable electrical connections, a plurality of controlled switches, each one adapted to activating/de-activating at least one respective electrical connection in response to a switch control signal and a control unit including an arrangement of a plurality of control cells. Each control cells controls at least one of said controlled switches by the respective switch control signal, each control cell including a volatile storage element adapted to storing in a volatile way a control logic value corresponding to a preselected status of the at least one controlled switch, and providing to the controlled switch said switch control signal corresponding to the stored logic value. Each control cell further includes a non-volatile storage element coupled to the volatile storage element, the non-volatile storage element being adapted to storing in a non-volatile way the control logic value.Type: GrantFiled: September 23, 2004Date of Patent: December 11, 2007Assignee: STMicroelectronics S.R.L.Inventors: Fabio Pellizzer, Guido De Sandre, Roberto Bez
-
Patent number: 7307295Abstract: A system including an semiconductor chip with a hard-coded bit changeable in any single metal layer of the semiconductor chip has been presented. In one embodiment, the system includes a graphics chip and an input/output controller hub. The input/output controller hub includes an integrated circuit having a set of metal layers, a logic circuit, and a set of cells. The logic circuit has a plurality of input terminals and an output terminal to output the hard-coded bit, wherein a value of the hard-coded bit is changeable during fabrication in any single one of the metal layers. Further, each of the set of cells is on a distinct one of the metal layers, each cell having an output pin directly coupled to one of the input terminals of the logic circuit.Type: GrantFiled: February 1, 2005Date of Patent: December 11, 2007Assignee: Intel CorporationInventor: Maurice Velandia
-
Patent number: 7307452Abstract: An interconnect structure enables indirect routing in programmable logic. The structure includes a plurality of routing lines, and switch box(es) and connection boxes coupled to the plurality of routing lines. The connection boxes include at least one programmable switch in each routing track. The position of the programmable switch(es) in each connection box connected to same interconnect matrix differs from the position of said programmable switch(es) in corresponding routing tracks of other connection boxes thereby utilizing the connectivity of said switch box for input connections and increasing the flexibility of connections.Type: GrantFiled: October 25, 2005Date of Patent: December 11, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Nitin Deshmukh, Kailash Digari
-
Patent number: 7304496Abstract: A mask-programmable logic device includes a macrocell having an external input/output port for “place-and-route” programming by addition of metallization layers. A programmable “fixed” layer allows the external input/output port to be isolated from the remainder of the macrocell so that it “floats,” allowing signals to be routed through the external input/output port when the macrocell is not in use, to reduce routing blockages. The macrocell also may have at least one internal input/output port, potentially connected to different logic circuits, and a programmable “fixed” layer that can be used to control which internal input/output port is connected to the external input/output port. By thus allowing multiple logic circuits to share a single external input/output port, routing blockages are reduced.Type: GrantFiled: April 28, 2005Date of Patent: December 4, 2007Assignee: Altera CorporationInventors: Hee Kong Phoon, Kian Chin Yap
-
Patent number: 7304497Abstract: Methods and apparatus for programmably powering down a structured application-specific integrated circuit are provided. At least one of the programmable layers of the structured ASIC that frequently provides some programmability as between or among a small number of alternative functions is used to provide this programmability.Type: GrantFiled: April 29, 2005Date of Patent: December 4, 2007Assignee: Altera CorporationInventors: Hee Kong Phoon, Kar Keng Chua
-
Patent number: 7304498Abstract: Data transmitter circuitry on a programmable logic device (“PLD”) includes a plurality of channels of serializer circuitry, and a plurality of clock multiplier units (“CMUs”), each of which is associated with a respective subplurality of the serializer channels. Each CMU includes multiple reference clock signal sources, multiple phase-locked loop (“PLL”) circuits, and circuitry for allowing any PLL to get its reference input from any of the reference sources. Raw and centrally processed clock signals produced by each CMU are distributed to the serializer channels associated with that CMU and, at least in the case of the centrally processed signals, to the serializer channels associated with another CMU. The signal that controls release of parallel data to each serializer channel can be an output signal of that channel, or it can be an output signal of any CMU from which that channel can get a clock signal.Type: GrantFiled: May 10, 2006Date of Patent: December 4, 2007Assignee: Altera CorporationInventors: William W Bereza, Shoujun Wang, Rakesh H Patel
-
Patent number: 7304500Abstract: A programmable logic module. In the programmable logic module, a first printed circuit board has a socket and a downloading unit. A field programmable gate array (FPGA) is disposed on the first printed circuit board. A nonvolatile memory stores program codes for programming the field programmable gate array. The nonvolatile memory is soldered to a second printed circuit board with a plurality of pins corresponding to the socket, and the second printed circuit board is plugged into the socket of the first printed circuit board. The nonvolatile memory downloads program codes thereof to the field programmable gate array by the downloading unit.Type: GrantFiled: December 29, 2003Date of Patent: December 4, 2007Assignee: Faraday Technology Corp.Inventors: Tzu-Shern Chen, Chun-Hsien Lin, Ming-Chief Chaw
-
Patent number: 7301369Abstract: A programmable gate array apparatus includes macrocells connected in series, each macrocell including first group of storage elements in which active context data item is stored and second group of storage elements corresponding to storage elements of first group respectively, in which idle context data item is stored, connects storage elements of second group in series, loads context data item into second group whose storage elements are connected in series, connects first group and second group by connecting storage elements of first group to corresponding storage elements of second group respectively, and swaps context data items between first group and second group.Type: GrantFiled: March 24, 2006Date of Patent: November 27, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Kanno, Toshikatsu Hida
-
Patent number: 7292062Abstract: A system and method for distributing signals throughout an integrated circuit (IC). The system comprises a transmitter unit and a plurality of receiver units. The transmitter unit combines a plurality of signals into a serial signal stream and couples the serial signal stream to a conductor for distribution to a plurality of destinations in the IC. There is a receiver unit at each of the plurality of destinations and connected to the conductor. Each receiver unit extracts one of the plurality of signals from the serial signal stream received on the conductor. The transmitter unit comprises a multiplexer circuit and a counter circuit and time multiplexes the plurality of signals to form a serial signal stream, wherein a signal is selected for a time slot based on a count value of the counter circuit. The counter signal is also supplied to each receiver unit, which uses the counter signal to determine when to latch a signal from the serial signal stream.Type: GrantFiled: May 2, 2005Date of Patent: November 6, 2007Assignee: Infineon Technologies, AGInventor: Jon Stanley Berry, II
-
Patent number: 7292063Abstract: A method for interconnecting sub-functions of metal-mask programmable functions that includes the steps of (A) forming a base layer of a platform application specific integrated circuit (ASIC) comprising a plurality of pre-diffused regions disposed around a periphery of the platform ASIC, (B) forming two or more sub-functions of a function with a metal mask set placed over a number of the plurality of pre-diffused regions of the platform application specific integrated circuit and (C) configuring one or more connection points in each of the two or more sub-functions such that interconnections between the two or more sub-functions are tool routable in a single layer. Each of the pre-diffused regions is configured to be metal-programmable.Type: GrantFiled: May 2, 2005Date of Patent: November 6, 2007Assignee: LSI CorporationInventors: Scott C. Savage, Robert D. Waldron, Donald T. McGrath, Kenneth G. Richardson
-
Patent number: 7292065Abstract: Enhanced passgate structures for use in low-voltage systems are presented in which the operational speed of the passgate structures is maximized, while minimizing leakage current when the structure is turned “OFF.” In one arrangement, the VT of the pass-gate structures is increased relative to the VT of other transistors fabricated according to a particular process dimension. In addition, a passgate activation voltage is applied to the passgate structures such that the passgate activation voltage is higher in voltage than a nominal voltage being supplied to circuitry other than the passgate structures.Type: GrantFiled: August 3, 2004Date of Patent: November 6, 2007Assignee: Altera CorporationInventors: Henry Y. Lui, Malik Kabani, Rakesh Patel, Tim Tri Hoang
-
Publication number: 20070241791Abstract: Some embodiments of the invention provide a configurable integrated circuit (IC). The IC includes at least fifty configurable circuits arranged in an array having a plurality of rows and a plurality of columns. Each configurable circuit for configurably performing a set of operations. At least a first configurable circuit reconfigures at a first reconfiguration rate. The first configurable circuit performs a different operation each time the first configurable circuit is reconfigured. The reconfiguration of the first configurable circuit does not follow any sequential progression through the set of operations of the first configurable circuit.Type: ApplicationFiled: December 8, 2006Publication date: October 18, 2007Inventors: Herman Schmit, Michael Butts, Brad L. Hutchings, Steven Teig
-
Patent number: 7282950Abstract: A configurable integrated circuit (“IC”) that includes several configurable tiles arranged in a tile arrangement. Each configurable tile has a set of configurable logic circuits and a set of configurable routing circuits for routing signals between configurable logic circuits. In some embodiments, at least a first logic circuit of a first tile has at least one direct connection with a second circuit of a second tile that does not neighbor the first tile and that is not aligned horizontally or vertically with the first tile in the tile arrangement.Type: GrantFiled: March 15, 2005Date of Patent: October 16, 2007Assignee: Tabula, Inc.Inventors: Herman Schmit, Steven Teig, Brad Hutchings, Randy Renfu Huang
-
Patent number: 7274214Abstract: In an integrated circuit including an array of substantially similar tiles, a tile includes a logic block and at least one column of routing multiplexers driving interconnect lines that can be used to programmably interconnect the logic blocks. An output terminal of the logic block drives a vertically adjacent subset of the routing multiplexers in the column. Optionally, the tile also includes a second column of routing multiplexers. The logic block output terminal also drives a vertically adjacent subset of the routing multiplexers in the second column, and in some embodiments the two subsets are physically located in horizontal alignment with one another within the tile. The tile can also include a column of input multiplexers for the logic block. The logic block output terminal also drives a vertically adjacent subset of the input multiplexers, and the subsets of routing multiplexers and input multiplexers can be horizontally aligned within the tile.Type: GrantFiled: June 14, 2005Date of Patent: September 25, 2007Assignee: Xilinx, Inc.Inventor: Steven P. Young
-
Patent number: 7274215Abstract: An integrated circuit (IC) includes a number of function blocks (FB), of which at least one is re-configurable. Each of the FBs may be a reconfigurable function or a non-reconfigurable function or recursively expanded with additional “nested” function blocks. The IC further includes a number of input pins, a number of output pins, an adder, and a number of crossbar devices. The elements, at least at the IC level, are coupled in a manner such that all input signals are provided to the FBs through a first subset of the crossbar devices, all internal signals are routed from one FB to another FB through a second subset of crossbar devices, and all output signals are routed from the FBs to the output pins through a third subset of crossbar devices. To increase routability and speed each of the crossbar device output has a single fanout. Additionally, each of the crossbar devices may provide only one input to each other crossbar device.Type: GrantFiled: January 17, 2006Date of Patent: September 25, 2007Assignee: M2000 SA.Inventor: Olivier V. Lepape
-
Patent number: 7274207Abstract: A semiconductor integrated circuit device has a plurality of circuit elements, a plurality of connection elements each of which becomes a conductive state or a nonconductive state, interconnects for supplying control signals for placing the connection elements in the conductive state or the nonconductive state, and a plurality of circuit selection switching elements, wherein said circuit selection switching elements are driven in response to the circuit configuration instruction signal, control signals are output from the circuit selection switching elements. As the connection elements, preferably use is made of magnetoresistance effect elements or resistance control elements which become the conductive state or the nonconductive state in accordance with application of a magnetic field. As the circuit elements, use can be made of magnetoresistance effect elements or resistance control elements.Type: GrantFiled: April 3, 2003Date of Patent: September 25, 2007Assignee: Sony CorporationInventors: Minoru Sugawara, Makoto Motoyoshi
-
Patent number: 7271617Abstract: An electronic circuit has a programmable logic cell with a plurality of programmable logic units that are capable of being configured to operate in a multi-bit operand mode and a multiplexing mode. The programmable logic units are coupled in parallel between an input circuit and an output circuit. In a multi-bit operand processing mode the input circuit is configured to supply logic input signals from different ones of the logic inputs to the programmable logic units. The programmable logic units are coupled to successive positions along a carry chain at least in the multi-bit operand mode, so as to process carry signals from the carry chain. An output circuit passes outputs from the programmable logic units in parallel in the multi-bit operand mode. The programmable logic units have look-up tables which share the same configuration bits. The programmable logic units can also have multiplexers for passing one of the received input signals when configured to operate in a multiplexing mode of operation.Type: GrantFiled: February 12, 2004Date of Patent: September 18, 2007Assignee: Koninklijke Philips Electronics, N.V.Inventor: Katarzyna Leijten-Nowak
-
Patent number: 7271616Abstract: An improved digital circuit for reducing readback time in field programmable gate arrays (FPGAs) includes a shift register having a plurality of latches and a clock and a reset signal provided to the latches. An interconnect circuit is provided between each pair of latches of the shift register for providing a selective data frame from the desired latch or latches. Connecting a control signal generator to a control input of said interconnect circuit enables quick readback of selected data frames, thereby reducing the time consumed for debugging of an FPGA.Type: GrantFiled: July 26, 2005Date of Patent: September 18, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Ashish Kumar Goel, Davinder Aggarwal
-
Patent number: 7268587Abstract: A programmable logic block provides N-bit and M-bit (e.g., (N/2)-bit) lookahead functionality for carry chains traversing the logic block, N and M being integers greater than one. An exemplary programmable logic block includes four carry multiplexers that together form a 4-bit lookahead carry chain. The 4-bit lookahead carry chain also provides a 2-bit lookahead output after the second carry multiplexer. Alternatively, the last two bits of the 4-bit lookahead carry chain can be used as a 2-bit lookahead carry chain. In one embodiment, the programmable logic block also includes four function generators associated with the four carry multiplexers. Each function generator drives a select terminal of the associated carry multiplexer. The 4-bit and 2-bit carry chains can be programmably coupled to an interconnect structure of the PLD at the carry out output terminals. In some embodiments, an initialization value can also be provided to the 4-bit and 2-bit carry chains.Type: GrantFiled: June 14, 2005Date of Patent: September 11, 2007Assignee: Xilinx, Inc.Inventors: Tien Pham, Manoj Chirania, Venu M. Kondapalli, Steven P. Young
-
Patent number: 7268585Abstract: An aggregation interconnect scheme for a programmable logic device provides low-skew routing of high fan-out signals by aggregating regional routing resources, which provide low-skew routing utilizing under-utilized global routing resources.Type: GrantFiled: December 29, 2004Date of Patent: September 11, 2007Assignee: Actel CorporationInventor: Alan B. Reynolds
-
Patent number: 7268581Abstract: A programmable logic device (PLD) includes a plurality of configurable resources, a programmable interconnect having a plurality of signal lines for providing a number of dedicated signal paths between any of the configurable resources, and a subway routing system having a shared subway bus coupled to the signal lines of the programmable interconnect at a plurality of connection points by a plurality of corresponding subway ports. The subway routing system, which provides alternate routing resources for the programmable interconnect, may be used to route different signals between different configurable resources at different times.Type: GrantFiled: April 21, 2005Date of Patent: September 11, 2007Assignee: Xilinx, Inc.Inventors: Stephen M. Trimberger, Austin H. Lesea
-
Patent number: 7268586Abstract: Some embodiments provide a first interconnect circuit for accessing stored data in a reconfigurable IC. The reconfigurable IC has at least one reconfigurable circuit and a set of storage elements for storing several data sets for the particular reconfigurable circuit. The first interconnect circuit includes second, third, and fourth interconnect circuits, where the fourth interconnect circuit connects to outputs of the second and third interconnect circuits. The second and third interconnect circuits connect to the storage element sets to provide data sets to the fourth interconnect circuit, which, in turn, provides the received data to the particular reconfigurable circuit. The fourth interconnect circuit operates at a different rate than the second and third interconnect circuits. In some embodiments, the stored data sets are configuration data sets for configuring the articular reconfigurable circuit.Type: GrantFiled: March 15, 2005Date of Patent: September 11, 2007Assignee: Tabula, Inc.Inventor: Jason Redgrave
-
Patent number: 7265580Abstract: A semiconductor integrated circuit device has a plurality of circuit elements, a plurality of connection elements each of which becomes a conductive state or a nonconductive state, interconnects for supplying control signals for placing the connection elements in the conductive state or the nonconductive state, and a plurality of circuit selection switching elements, wherein said circuit selection switching elements are driven in response to the circuit configuration instruction signal, and control signals are output from the circuit selection switching elements. The connection elements may be magnetoresistance effect elements or resistance control elements which become the conductive state or the nonconductive state in accordance with application of a magnetic field. The circuit elements may also be magnetoresistance effect elements or resistance control elements.Type: GrantFiled: November 16, 2006Date of Patent: September 4, 2007Assignee: Sony CorporationInventors: Minoru Sugawara, Makoto Motoyoshi
-
Patent number: 7265577Abstract: The present invention relates to electronic integrated circuits (ICs) that retain identical functionality with better performance or lower power dissipation under RAM and hard-wire ROM fabrication options, without the need to alter transistor layout within the IC. An integrated circuit (IC) comprising: a plurality of transistors; and a first selectable fabrication option comprised of a user configurable memory circuit; and a second selectable fabrication option comprised of a hard-wired circuit in lieu of said user configurable memory circuit; wherein, the IC functionality and performance is determined by the configuration memory data in the first fabrication option, and wherein the identical configuration is hard-wired in the second fabrication option without altering the location of transistors within the IC. Such a programmable to hard-wire conversion provides a significant IC cost reduction, performance improvement and power dissipation reduction at minimal NRE cost and improved reliability.Type: GrantFiled: February 16, 2007Date of Patent: September 4, 2007Assignee: VICICIV TechnologyInventor: Raminda Udaya Madurawe
-
Patent number: 7262634Abstract: Reduced voltage swing signal path circuitry is provided that lowers the internal signaling power consumption of the interconnection resources of a programmable logic device. The reduced voltage swing signal path circuitry includes a reversed routing driver circuitry to limit the voltage range of the output signal of the driver circuitry.Type: GrantFiled: January 19, 2005Date of Patent: August 28, 2007Assignee: Altera CorporationInventors: Christopher Lane, Vikram Santurkar
-
Patent number: 7259587Abstract: Some embodiments provide a configurable IC that includes several configurable tiles. The configurable tiles include several interior tiles within the interior of an arrangement of configurable tiles. The arrangement has several sides that define the exterior boundary of the arrangement. In some embodiments, each configurable interior tile includes a set of configurable logic circuits, a set of configurable input-select circuits for selecting inputs to the configurable logic circuits, and a set of configurable routing interconnect circuits for routing signals between the configurable logic circuits. The set of configurable input-select circuits in each interior tile has a set of inputs that are supplied by a set of asymmetric locations in the configurable IC.Type: GrantFiled: March 15, 2005Date of Patent: August 21, 2007Assignee: Tabula, Inc.Inventors: Herman Schmit, Steven Teig, Brad Hutchings, Randy Renfu Huang, Jason Redgrave
-
Patent number: 7256611Abstract: A cross-bar matrix includes a plurality of matrix cells arranged in rows and columns wherein each row of cells is associated with a signal input and each column of cells is associated with a common signal output. An enable input controls whether at least a portion of the cells couple a signal on the associated common signal input to a signal output associated with a cell or couple an LCD signal to a signal output and exclude control of the at least portion of said plurality of cells by the control input.Type: GrantFiled: December 7, 2004Date of Patent: August 14, 2007Assignee: Silicon Laboratories Inc.Inventors: Douglas R. Holberg, Kenneth W. Fernald
-
Patent number: 7256614Abstract: A scalable non-blocking switching network (SN) having switches and intermediate (stages of) conductors that are used to connect substantially a first plurality of conductors, through a first set of switches, to a second plurality sets of conductors. The conductors in each set of the second plurality of conductors substantially connect, through a second set of switches, to a third plurality of sets of conductors. Each conductor of a set of the third plurality sets of conductors either connects, physically, to one pin in each of a plurality of functional blocks or, through a third set of switches, to a subsequent fourth plurality sets of conductors. The SN is scalable for large sized sets of conductors and can be used hierarchically in, for example, an integrated circuit or in an electronic system.Type: GrantFiled: September 1, 2005Date of Patent: August 14, 2007Assignee: Advantage Logic, Inc.Inventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 7256613Abstract: In one embodiment of the invention, a programmable logic device (PLD) includes a plurality of programmable logic blocks arrayed in rows and columns, wherein each programmable logic block is coupled to a corresponding vertical routing resource and a corresponding horizontal routing resource, and wherein each vertical and horizontal routing resource includes a plurality of wires organized into wire groups and each programmable logic block has a set of inputs organized into input groups. The PLD also includes a plurality of connection boxes, each connection box corresponding to a programmable logic block and operable to couple a given wire group in one of the corresponding vertical and horizontal routing resources to a given input group independently of whether a given wire group in the remaining one of the corresponding vertical and horizontal routing resources is coupled through the connection box to the given input group.Type: GrantFiled: June 24, 2005Date of Patent: August 14, 2007Assignee: Lattice Semiconductor CorporationInventors: Brad Sharpe-Geisler, Om P. Agrawal, Cindy Lee
-
Patent number: 7256612Abstract: A programmable logic block provides programmable initialization values for carry chains traversing the logic block, without consuming user logic resources. An exemplary programmable logic block includes two or more carry multiplexers coupled together to form a carry chain for the programmable logic block. A carry initialization circuit has an output terminal coupled to a data input terminal of a first carry multiplexer in the carry chain. The carry initialization circuit is controlled by configuration memory cells of the programmable logic block to select one of a carry in signal, a power high signal, a ground signal, and (optionally) a signal from an interconnect structure of the logic block. Thus, an initialization value (e.g., power high or ground) can be provided to the carry chain without consuming other programmable resources within the logic block.Type: GrantFiled: June 14, 2005Date of Patent: August 14, 2007Assignee: Xilinx, Inc.Inventors: Steven P. Young, Tien Pham, Philip D. Costello
-
Patent number: 7253660Abstract: A multiplexing device is described. In one embodiment, the multiplexing device includes: a hardwired multiplexer including a plurality of input terminals; a plurality of select terminals; and at least one output terminal, where the plurality of input terminals are coupled to a plurality of block input lines or a plurality of functional element input terminals. In one embodiment, the plurality of input terminals are hardwired to the plurality of block input lines or the plurality of functional element input terminals. In one embodiment, the plurality of select terminals are coupled to a second plurality of functional element input terminals or a plurality of functional element output terminals. In one embodiment, the plurality of block input lines include a plurality of logic array block (LAB) lines, the plurality of functional element input terminals include a plurality of logic element (LE) input terminals, and the plurality of functional element output terminals include LE output terminals.Type: GrantFiled: November 27, 2002Date of Patent: August 7, 2007Assignee: Altera CorporationInventors: Paul Leventis, Bruce Pedersen, Chris Lane, Srinivas Reddy, David Lewis
-
Patent number: 7250787Abstract: A digital audio system on a chip includes a plurality of general purpose input/output (GPIO) modules operably coupled to the bus. Each of the plurality of GPIO modules includes a plurality of GPIO cells, wherein a GPIO cell of the plurality of GPIO cells is coupled to a pin of the digital audio SOC. A first GPIO module of the plurality of GPIO modules functions, in a first mode, as an input/output for system management and functions, in a second mode, as an output. A second GPIO module of the plurality of GPIO modules functions, in a first mode, as an I2C input/output, and functions, in a second mode, as an input/output.Type: GrantFiled: September 25, 2006Date of Patent: July 31, 2007Assignee: Sigmatel, Inc.Inventor: Daniel Mulligan
-
Patent number: 7248072Abstract: Disclosed is a method an apparatus for selectively providing additional inputs into a logic block, such as a LAB of a PLD, carrying out a logic function requiring a relatively high number of inputs. A PLD in accordance with the present invention includes at least first and second LABs. A plurality of signal lines are capable of driving the second LAB and a plurality of output lines are driven by the first LAB. The PLD also includes a swap multiplexer (MUX) having a first selectable input capable of being driven by the output lines and a second selectable input capable of being driven by the signal lines. An output of the swap MUX is capable of driving the first LAB.Type: GrantFiled: February 11, 2004Date of Patent: July 24, 2007Assignee: Altera CorporationInventors: Michael Hutton, Vaughn T. Betz
-
Patent number: 7248073Abstract: A configurable logic element (CLE) for a field programmable gate array (FPGA) includes “expanders”, i.e., connectors that allow fast signal communication between logic blocks. Expanders allow the configurable interconnection of a plurality of logic blocks, or portions thereof, to form a single logical entity that can implement large user circuits such as PALs, lookup tables, multiplexers, tristate buffers, and memories. One embodiment includes a configurable logic block. In a first mode, the logic block provides two N-input LUTs having N shared inputs and two separate outputs. The outputs are then combined using an expander to generate an (N+1)-input function. In a second mode, the logic block provides two N-input LUTs having M unshared inputs. An optional third mode provides a plurality of product term output signals based on the values of the N input signals.Type: GrantFiled: October 24, 2006Date of Patent: July 24, 2007Assignee: Xilinx, Inc.Inventors: Bernard J. New, Ralph D. Wittig, Sundararajarao Mohan
-
Patent number: 7248071Abstract: Logic array devices having complex macro-cell architecture and methods facilitating use of same. A semiconductor device comprising an array of logic cells and programmable metal includes gate structures that are pre-wired, where, inputs and/or outputs are available for routing in programmable metal, possibly as part of a hybrid process. The device can also include selectable, in-line inverters, which can share the input/output tracks with logic inputs. A bubble-pushing algorithm can take advantage of the selectable in-line inverters to reduce the number of inverters in a design. In some embodiments, an embedded clock line is common to a plurality of logic cells. The clock line is terminated in a clock cell, which can include test logic, so that a clock group is formed. Flexibility to power down cells, or groups of cells can be provided by power traces with programmable connections.Type: GrantFiled: December 28, 2004Date of Patent: July 24, 2007Assignee: ViASIC, Inc.Inventor: William D. Cox