Significant Integrated Structure, Layout, Or Layout Interconnections Patents (Class 326/47)
-
Patent number: 7548089Abstract: Structures and methods of avoiding hold time violations in a design implemented in a PLD. In a programmable device, the delay of a signal path varies, e.g., depending on the separation between the source and destination of the signal. An optional delay element is provided between a programmable interconnect structure and a destination logic element having a clock skew relative to the source. The optional delay element is programmed by the implementation software to introduce a delay on the signal path when necessary to meet the hold time requirements for the destination logic element. The optional delay is designed to be large enough to overcome hold-time violations even for the largest possible clock skew and the smallest possible signal delay. When no hold time violation occurs, the optional delay element is configured to bypass the additional delay, to avoid imposing a large setup requirement on the signal.Type: GrantFiled: July 24, 2007Date of Patent: June 16, 2009Assignee: Xilinx, Inc.Inventors: Trevor J. Bauer, Ramakrishna K. Tanikella, Steven P. Young
-
Patent number: 7548095Abstract: An isolation scheme to permit partial programming of FPGA integrated circuits controlled by Flash memory cells includes a p-type semiconductor region. First and second spaced apart deep n-wells are disposed in the p-type semiconductor region. First and second p-wells are respectively disposed in the first and second deep n-wells. First and second segments of Flash memory are disposed in the in first and second p-wells. N-type regions are disposed in each deep n-well between the outer boundary of the p-wells and the outer boundary of the deep n-wells.Type: GrantFiled: January 30, 2008Date of Patent: June 16, 2009Assignee: Actel CorporationInventors: Zhigang Wang, Fethi Dhaoui, Santosh Yachareni
-
Patent number: 7545166Abstract: A low voltage signaling differential signaling driver comprising a first output line coupled to a delay circuit, a first multiplexer and a first output buffer. The first output line is also coupled to an inverter, a second multiplexer and a second output buffer.Type: GrantFiled: April 25, 2008Date of Patent: June 9, 2009Assignee: Actel CorporationInventors: Donald Y. Yu, Wei-Min Kuo
-
Patent number: 7545169Abstract: An interconnect architecture for a programmable logic device comprises a plurality of interconnect routing lines. The data inputs of a plurality of first-level multiplexers are connected to the plurality of interconnect routing lines such that each interconnect routing line is connected to only one multiplexer. A plurality of second-level multiplexers are organized into multiplexer groups. Each of a plurality of lookup tables is associated with one of the multiplexer groups and has a plurality of lookup table inputs. Each lookup table input is coupled to the output of a different one of the second-level multiplexers in the one of the multiplexer groups with which it is associated. The data inputs of the second-level multiplexers are connected to the outputs of the first-level multiplexers such that each output of each first-level multiplexer is connected to an input of only one second-level multiplexer in each multiplexer group.Type: GrantFiled: July 15, 2008Date of Patent: June 9, 2009Assignee: Actel CorporationInventors: Wenyi Feng, Sinan Kaptanoglu
-
Patent number: 7545168Abstract: A clock tree distribution network for a field programmable gate array comprises an interface with a root signal chosen from at least one of an external clock signal, an internal clock signal, a plurality of phase lock loop cell output signals and programmable elements. The FPGA includes a logic array with programmable elements coupling the logic array to a programmable routing architecture and the interface. A routed clock network selects a signal from a clock signal from the interface, a local signal from the logic array through the routing architecture, Vcc or ground, and routes the selected signal to the logic array through the clock tree distribution network. A hardwired clock network selects a signal from a clock signal from the interface or a local signal from the routing architecture, and routes the selected signal to a plurality of flip-flops in the logic array through the clock tree distribution network.Type: GrantFiled: April 18, 2008Date of Patent: June 9, 2009Assignee: Actel CorporationInventor: Arunangshu Kundu
-
Publication number: 20090134906Abstract: The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element interface and a selected circuit element which may vary by element type, and which may be configurable. The state machine element assigns various functions based on element type, such as assigning a first configuration to a first element type, assigning a second configuration to a second element type, and providing a first data link for the corresponding assignments. In response to detection of a fault or failure, the state machine element re-assigns the first configuration to another composite circuit element and creates a second data link for performance of the same function.Type: ApplicationFiled: August 17, 2008Publication date: May 28, 2009Applicant: ELEMENT CXI, LLCInventors: Steven Hennick Kelem, Jaime C. Cummins, John L. Watson, Robert Plunkett, Stephen L. Wasson, Brian A. Box, Enno Wein, Charles A. Furciniti, Christopher E. Phillips
-
Patent number: 7539967Abstract: Methods and apparatus are provided for allowing components such as buffers, multiplexers, ingress cores, etc. on a device such as a programmable chip to configure themselves based on parameter information. In some examples, self-configuring components obtain parameter information from adjacent components. In other examples, self-configuring components obtain parameter information from a system environment or a processor register. Component self-configuration can occur at a variety of times including preprocessing, simulation, and run-time.Type: GrantFiled: May 5, 2006Date of Patent: May 26, 2009Assignee: Altera CorporationInventors: Kent Orthner, Desmond Ambrose, Geoff Barnes
-
Patent number: 7536666Abstract: The various embodiments of the present invention relate to coupling clock signals between a plurality of data transceivers. According to one embodiment, a clock routing circuit having data transceivers comprises a clock bus interface and a first data transceiver coupled to the clock bus interface to receive a clock signal from the clock bus interface. A clock bus coupled to receive the clock signal enables the transfer of the clock signal to an adjacent data transceiver. According to other embodiments, various clock buses and interfaces enable routing clock signals between various circuits of the integrated circuit.Type: GrantFiled: November 19, 2004Date of Patent: May 19, 2009Assignee: Xilinx, Inc.Inventors: Thomas Anthony Lee, James P. Ross
-
Patent number: 7535254Abstract: Reconfiguration of a hard macro via configuration registers is described. An integrated circuit includes configuration memory cells coupled to a hard macro via configuration registers. The configuration memory cells are for storing values for initializing the hard macro. The configuration registers are coupled to be loaded with the values stored by the configuration memory cells. Write management busing is coupled to the configuration registers for overwriting at least one of the values loaded into the configuration registers for reconfiguration of the hard macro.Type: GrantFiled: May 14, 2007Date of Patent: May 19, 2009Assignee: Xilinx, Inc.Inventor: Jerry A. Case
-
Patent number: 7535255Abstract: A logic integrated circuit reconfigures a reconfigurable circuit to a circuit having the function of a fixed circuit at the time of a fault in the fixed circuit. The fixed circuits are divided into a plurality of functional circuit blocks, which are connected to programmable buses. Reconfigurable circuits corresponding to each functional circuit block are provided. In this configuration, the range of reconfiguration is limited to the block including the defective portion, so substitution processing is completed within a short time. Further, in the range which is not affected by the substitution processing, the operation can be continued even during the substitution processing.Type: GrantFiled: March 28, 2006Date of Patent: May 19, 2009Assignee: Fujitsu LimitedInventors: Nobuyoshi Aida, Hiroshi Murakami
-
Patent number: 7525344Abstract: Some embodiments provide a configurable IC that includes a configurable routing fabric with storage elements. In some embodiments, the routing fabric provides a communication pathway that routes signals to and from source and destination components. The routing fabric of some embodiments provides the ability to selectively store the signals passing through the routing fabric within the storage elements of the routing fabric. In this manner, a source or destination component continually performs operations (e.g., computational or routing) irrespective of whether a previous signal from or to such a component is stored within the routing fabric. The source and destination components include configurable logic circuits, configurable interconnect circuits, and various other circuits that receive or distribute signals throughout the configurable IC.Type: GrantFiled: May 27, 2007Date of Patent: April 28, 2009Assignee: Tabula, Inc.Inventors: Steven Teig, Herman Schmit, Jason Redgrave
-
Publication number: 20090102512Abstract: An edit structure is disclosed that allows the input of a logic gate to be changed by modifying any one of the metal and via masks that are used to form the metal interconnect structure. As a result, a first permanent logic state provided by a tie-in circuit can be changed to a second permanent logic state by modifying any one of the metal and via masks that are used to form the metal interconnect structure.Type: ApplicationFiled: October 17, 2007Publication date: April 23, 2009Inventor: Richard J. Doyon JR.
-
Patent number: 7521958Abstract: Some embodiments of the invention provide a configurable integrated circuit (“IC”). This IC includes several configurable logic circuits for receiving configuration data and configurably performing a set of operations based on the configuration data. It also includes several hybrid circuits. Each particular hybrid circuit has: (1) a set of inputs, (2) a set of outputs for selectively connecting to the set of inputs, and (3) a set of select lines for receiving select signals that direct the hybrid circuit to connect the input set to the output set in a particular manner. At least one select signal is for controllably receiving configuration data and at least one select line is for controllably receiving signals generated by the configurable logic circuits.Type: GrantFiled: April 23, 2007Date of Patent: April 21, 2009Assignee: Tabula, Inc.Inventors: Brad Hutchings, Herman Schmit, Steven Teig
-
Patent number: 7521961Abstract: A system and method of configuring a partially reconfigurable switch includes a pipelined partially reconfigurable switch interconnect may include a desired subset of connections in a switch interconnect, a partial bitstream defined for each of the desired subset of connections stored in a memory such as SRAM serving as a buffer, and a controller for cyclically applying the partial bitstream to the switch interconnect. The controller may determine a connection instance and duration for each client access of the switch interconnect in a synchronous manner. A clear to send (CTS), receive data (RD), destination address, and source address at each client may be sent with each partial bitstream for each desired subset of connections. The partially reconfigurable switch and a plurality of partially reconfigurable slot clients may be formed in a silicon backplane.Type: GrantFiled: January 23, 2007Date of Patent: April 21, 2009Assignee: XILINX, Inc.Inventor: James B. Anderson
-
Patent number: 7521962Abstract: A semiconductor integrated circuit apparatus relates to a structured ASIC that wires functional cells in a common wiring layer, which is not dependent on a user circuit and common to several sorts, and a customized layer provided over the common wiring layer to form the user circuit. In the semiconductor integrated circuit apparatus, a functional cell constituting a sequential circuit such as a flip-flop and a functional cell constituting a combinational circuit are placed in matrix of column and row. Further, the functional cell constituting the sequential circuit is placed obliquely in the matrix.Type: GrantFiled: April 27, 2007Date of Patent: April 21, 2009Assignee: NEC Electronics CorporationInventor: Keiichirou Kondou
-
Patent number: 7518400Abstract: Some embodiments provide a barrel shifter on a configurable integrated circuit (IC). The barrel shifter has a first set of tiles and a second set of tiles with configurable circuits. The barrel shifter also has a first set of non-neighboring offset connections (NNOCs) connecting at least one of the tiles in the first set to at least one of the tiles in the second set.Type: GrantFiled: March 8, 2006Date of Patent: April 14, 2009Assignee: Tabula, Inc.Inventors: Jason Redgrave, Herman Schmit
-
Patent number: 7518402Abstract: Some embodiments provide a configurable IC that includes several configurable tiles. The configurable tiles include several interior tiles within the interior of an arrangement of configurable tiles. The arrangement has several sides that define the exterior boundary of the arrangement. In some embodiments, each configurable interior tile includes a set of configurable logic circuits, a set of configurable input-select circuits for selecting inputs to the configurable logic circuits, and a set of configurable routing interconnect circuits for routing signals between the configurable logic circuits. The set of configurable input-select circuits in each interior tile has a set of inputs that are supplied by a set of asymmetric locations in the configurable IC.Type: GrantFiled: July 9, 2007Date of Patent: April 14, 2009Assignee: Tabula, Inc.Inventors: Herman Schmit, Steven Teig, Brad Hutchings, Randy Renfu Huang, Jason Redgrave
-
Patent number: 7514959Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and a microprocessor with customizable I/O for configuring and testing the array, where the customizations are all done on a single via layer.Type: GrantFiled: February 17, 2006Date of Patent: April 7, 2009Assignee: eASIC CorporationInventors: Zvi Or-Bach, Ze'ev Wurman, Adam Levinthal
-
Patent number: 7508238Abstract: A semiconductor integrated circuit device includes a main region on which a main circuit is formed and a spare cell region for logic modification of the circuit formed on the main region. The spare cell region includes a P-channel transistor region, an N-channel transistor region, a plurality of gate electrodes provided above the P-channel transistor region and the N-channel transistor region, a main wire layer that is a different layer from the gate electrodes, and a plurality of bypass wires that are formed at a different layer from the main wire layer. Each of the plurality of bypass wires has a structure that can be connected to the main wire layer at more than one point through contact holes formed in a dielectric layer intervening between the main wire layer and the bypass wires.Type: GrantFiled: August 2, 2005Date of Patent: March 24, 2009Assignee: Elpida Memory, Inc.Inventor: Minoru Yamagami
-
Publication number: 20090072858Abstract: A system including a plurality of programmable logic blocks, a plurality of special-purpose blocks, and a configurable high-speed mesh interconnect fabric operatively connecting the plurality of programmable logic blocks and the plurality of special-purpose blocks, where the configurable high-speed mesh interconnect fabric is configured to implement a plurality of interconnect pipeline buses spanning across the system.Type: ApplicationFiled: September 14, 2007Publication date: March 19, 2009Applicant: CSWITCH CORPORATIONInventors: Godfrey P. D'Souza, Douglas Laird, Malcolm J. Wing, Colin N. Murphy, Dana L. How, Robert Yu, Jay B. Patel, Ivo Dobbelaere, Jason Golbus, Suresh Subramaniam, Mukunda Krishnappa, Pohrong R. Chu, Dave Trossen, Kevin James
-
Patent number: 7504857Abstract: Hardware cells inside of an IC device, such as in a processor circuit, for characterization that replace functional flip-flops that capture inputs or drive outputs in the device. The cells are circuits that are used, in conjunction with a software method, to generate test programs for testing exact I/O transitions for timing measurements at various operating conditions.Type: GrantFiled: February 25, 2008Date of Patent: March 17, 2009Assignee: Texas Instruments IncorporatedInventor: Chananiel Weinraub
-
Patent number: 7504858Abstract: Some aspects of the present invention involve connections in a configurable IC. Some embodiments provide a configurable integrated circuit with a first array of tiles. The first array of tiles has columns and rows of tiles. The IC has a first tile within the first array of tiles. The first tile has a set of outputs. The IC has a second tile in the array of tiles. The second tile has a set of inputs. The IC has a non-neighboring offset connection (NNOC) from an output of the first tile to an input of the second tile. The second tile is offset from the first tile by at least one row and at least two columns or by at least two rows and at least one column.Type: GrantFiled: March 8, 2006Date of Patent: March 17, 2009Assignee: Tabula, Inc.Inventors: Herman Schmit, Steven Teig, Brad Hutchings
-
Patent number: 7504856Abstract: Methods and systems provide for a semiconductor die that is compatible with a wide variety of industry standard sockets, where each type of socket is identified by a different pin map. In one embodiment, the die has a plurality of signal lines, one or more surface contacts and one or more signal selectors coupled to the signal lines and the surface contacts. Each signal selector electrically connects one of the signal lines to one of the surface contacts based on a programming signal. In a particularl embodiment, each signal selector includes a multiplexer and a fuse element, where the multiplexer routes one of its input ports to its output port based on a programming value of the fuse element. The programming value can be set by the programming signal.Type: GrantFiled: May 7, 2007Date of Patent: March 17, 2009Assignee: Intel CorporationInventors: Tsvika Kurts, Alex Waizman, Marcelo Yuffe, Ziv Shmuely
-
Patent number: 7505822Abstract: A multi-chip processor/memory arrangement replacing a large computer chip, includes a number of modules each including processing elements, registers, and/or memories interconnected by an optical interconnection fabric providing an all-to-all interconnection between the chips, so that the memory cells on each chip represent a portion of shared memory. The optical interconnect fabric is responsible for transporting data between the chips while processing elements on each chip dominate processing. Each chip is manufactured in mass production so that the entire processor/memory arrangement is fabricated in an inexpensive and simplified technology process. The optical communication fabric is based on waveguide technology and includes a number of waveguides, the layout of which follows certain constraints. The waveguides can intersect each other in the single plane, or alternatively, a double layer of waveguide structures and bent over approach may be used.Type: GrantFiled: March 17, 2004Date of Patent: March 17, 2009Assignee: University of MarylandInventor: Uzi Vishkin
-
Patent number: 7502378Abstract: A wrapper organization and architecture for networks on a chip employing an optimized switch arrangement with virtual output queuing and a backpressure mechanism for congestion control.Type: GrantFiled: November 29, 2007Date of Patent: March 10, 2009Assignee: NEC Laboratories America, Inc.Inventors: Marcello Lajolo, Subhek Garg
-
Patent number: 7498837Abstract: Pre-configuration of a programmable device permits implementation and operation of the device using a first, dedicated operation usable upon power up of the programmable device without the need for programming the device using external configuration data. Configuration data can be provided in any suitable manner to re-configure the device to perform a second, programmable operation. The pre-configured design preferably uses programmable resources and leaves dedicated resources undisturbed during both first and second operations.Type: GrantFiled: February 3, 2006Date of Patent: March 3, 2009Assignee: Altera CorporationInventor: James M. Tyson
-
Patent number: 7498840Abstract: An integrated circuit (IC) includes a number of function blocks (FB), of which at least one is re-configurable. Each of the FBs may be a reconfigurable function or a non-reconfigurable function or recursively expanded with additional “nested” function blocks. The IC further includes a number of input pins, a number of output pins, an adder, and a number of crossbar devices. The elements, at least at the IC level, are coupled in a manner such that all input signals are provided to the FBs through a first subset of the crossbar devices, all internal signals are routed from one FB to another FB through a second subset of crossbar devices, and all output signals are routed from the FBs to the output pins through a third subset of crossbar devices. To increase routability and speed each of the crossbar device output has a single fanout. Additionally, each of the crossbar devices may provide only one input to each other crossbar device.Type: GrantFiled: August 17, 2007Date of Patent: March 3, 2009Assignee: M2000 SAInventor: Olivier V. LePape
-
Patent number: 7498839Abstract: An integrated circuit device such as a PLD is divided into a plurality of logic blocks, each including one or more resources of the device. The device includes a plurality of switch elements and a number of signal isolation circuits. The switch elements selectively disable corresponding logic blocks to reduce power consumption, and the signal isolation circuits selectively isolates corresponding logic blocks to prevent the transmission of invalid data from disabled logic blocks to enabled logic blocks.Type: GrantFiled: October 22, 2004Date of Patent: March 3, 2009Assignee: XILINX, Inc.Inventor: Jesse H. Jenkins, IV
-
Patent number: 7492188Abstract: A programmable logic integrated circuit device has a plurality of regions of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors, signal buffers/drivers, programmable connectors, etc.) are provided on the device for making programmable interconnections to, from, and/or between the regions. At least some of these interconnection resources are provided in two forms that are architecturally similar (e.g., with similar and substantially parallel routing) but that have significantly different signal propagation speed characteristics. For example, a major or larger portion of such dual-form interconnection resources may have what may be termed normal signal speed, while a smaller minor portion may have significantly faster signal speed. Secondary (e.g.Type: GrantFiled: July 30, 2007Date of Patent: February 17, 2009Assignee: Altera CorporationInventors: Tony Ngai, Bruce Pedersen, Sergey Shumarayev, James Schleicher, Wei-Jen Huang, Michael Hutton, Victor Maruri, Rakesh Patel, Peter J. Kazarian, Andrew Leaver, David W. Mendel, Jim Park
-
Publication number: 20090039915Abstract: An integrated circuit includes a first connection and a memory circuit. The integrated circuit is switchable between a master mode of operation, in which a buffer between the first connection and the memory circuit is activated, and a slave mode of operation, in which the buffer between the first connection and the memory circuit is deactivated.Type: ApplicationFiled: August 6, 2007Publication date: February 12, 2009Inventors: Hermann Ruckerbauer, Dominique Savignac
-
Publication number: 20090039918Abstract: A programmable integrated circuit (IC), comprising: a programmable logic circuit configured by a first control signal coupled to a gate electrode of a transistor in the logic circuit; and a first plurality of read only memory (ROM) elements capable of coupling to the first control signal, wherein a said first ROM elements is selected to couple by one or more decode signals, and wherein the first ROM elements store a plurality of user specifications.Type: ApplicationFiled: October 20, 2008Publication date: February 12, 2009Inventor: Raminda Udaya Madurawe
-
Patent number: 7482836Abstract: A crossbar switch is implemented in a reconfigurable circuit, such as a FPGA, instantiated with a number of modules, the crossbar switch providing communication links between the modules. The modules and crossbar switch can be easily updated in a partial reconfiguration process changing only portions of modules and the crossbar switch while other portions remain active. The crossbar switch uses individual wiring to independently connect module outputs and inputs so that asynchronous communications can be used. The crossbar switch can be implemented in different embodiments including a Clos crossbar switch, and a crossbar switch connecting each module output only to a corresponding module input, allowing for a reduction in the amount of FPGA resources required to create the crossbar switches.Type: GrantFiled: April 25, 2007Date of Patent: January 27, 2009Assignee: Xilinx, Inc.Inventors: Delon Levi, Tobias J. Becker
-
Patent number: 7479802Abstract: A programmable integrated circuit for calculating a digital algorithm is disclosed. The integrated circuit is programmable to operate on input data in accordance with one or more predetermined digital algorithms.Type: GrantFiled: December 22, 2007Date of Patent: January 20, 2009Assignee: Quadric, IncInventors: Dean J. Arriens, Paul Short
-
Patent number: 7477074Abstract: Method and circuitry for implementing high speed multiple-data-rate interface architectures for programmable logic devices. The invention partitions I/O pins and their corresponding registers into independent multiple-data rate I/O modules each having at least one pin dedicated to the strobe signal DQS and others to DQ data signals. The modular architecture facilitates pin migration from one generation of PLDs to the next larger generation.Type: GrantFiled: December 11, 2006Date of Patent: January 13, 2009Assignee: Altera CorporationInventors: Philip Pan, Chiakang Sung, Joseph Huang, Yan Chong, Bonnie I. Wang
-
Patent number: 7478355Abstract: A chip with programmable input/output (I/O) circuits has a plurality of layout layers including a plurality of same layouts in a plurality of positions of the layout layers so as to implement a plurality of sub-circuit cells with the same layout, and at least a connection layer having different layouts corresponding to the different positions of the layout layers so that the sub-circuit cells in different positions implement different circuit functions.Type: GrantFiled: May 21, 2004Date of Patent: January 13, 2009Assignee: United Microelectronics Corp.Inventors: Hsin-Wo Fang, Ming-Jing Ho
-
Publication number: 20090009216Abstract: An integrated circuit (IC) includes a number of function blocks (FB), of which at least one is re-configurable. Each of the FBs may be a reconfigurable function or a non-reconfigurable function or recursively expanded with additional “nested” function blocks. The IC further includes a number of input pins, a number of output pins, an adder, and a number of crossbar devices. The elements, at least at the IC level, are coupled in a manner such that all input signals are provided to the FBs through a first subset of the crossbar devices, all internal signals are routed from one FB to another FB through a second subset of crossbar devices, and all output signals are routed from the FBs to the output pins through a third subset of crossbar devices. To increase routability and speed each of the crossbar device output has a single fanout. Additionally, each of the crossbar devices may provide only one input to each other crossbar device.Type: ApplicationFiled: July 16, 2008Publication date: January 8, 2009Applicant: M2000 SA.Inventor: Olivier V. Lepape
-
Patent number: 7468614Abstract: Some embodiments of the invention provide an configurable integrated circuit (“IC”). This IC has at least fifty configurable nodes arranged in an array that several rows and columns. The IC also has several direct offset connections, where each particular direct offset connection connects two offset nodes that are neither in the same column nor in the same row in the array. In some embodiments, several direct connections do not include any intervening circuits. On the other hand, in some embodiments, several direct connections have intervening circuits, which differ from the nodes in the array.Type: GrantFiled: February 15, 2007Date of Patent: December 23, 2008Assignee: Tabula, Inc.Inventors: Andre Rohe, Steven Teig
-
Publication number: 20080309371Abstract: An integrated circuit system includes a first set of integrated circuit dice each member of the set having a different configuration of input/output circuits disposed thereon and a second set of integrated circuit dice each having different logical function circuits disposed thereon. Each member of the first and second sets of integrated circuit dice include an array of face-to-face bonding pads disposed thereon that mate with the array of face-to-face bonding pads of each member of the other set.Type: ApplicationFiled: August 22, 2008Publication date: December 18, 2008Applicant: ACTEL CORPORATIONInventor: Theodore Speers
-
Patent number: 7463062Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and a microprocessor with customizable I/O for configuring and testing the array, where the customizations may all be done on a single via layer.Type: GrantFiled: April 24, 2007Date of Patent: December 9, 2008Assignee: eASIC CorporationInventors: Zvi Or-Bach, Ze'ev Wurman, Adam Levinthal, Laurence Cooke, Stan Mihelcic
-
Publication number: 20080297192Abstract: Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block.Type: ApplicationFiled: August 18, 2008Publication date: December 4, 2008Applicant: ALTERA CORPORATIONInventors: Darren van WAGENINGEN, Curt WORTMAN, Boon-Jin ANG, Thow-Pang CHONG, Dan MANSUR, Ali BURNEY
-
Publication number: 20080290896Abstract: A reconfigurable logic array (RLA) system that includes an RLA and a programmer for reprogramming the RLA on a cyclical basis. A function (F) requiring a larger amount of logic than contained in the RLA is partitioned into multiple functional blocks. The programmer contains software that partitions the RLA into a function region FR located between two storage regions SR1, SR2. The programmer then programs functional region sequentially with the functional blocks of the function so that the functional blocks process in alternating directions between the storage regions. While the programmer is reconfiguring function region with the next functional block and reconfiguring one of the storage regions for receiving the output of the next functional block, data being passed from the current functional block to the next functional block is held in the other storage region.Type: ApplicationFiled: August 4, 2008Publication date: November 27, 2008Applicant: International Business Machines CorporationInventors: Kenneth J. Goodnow, Clarence R. Ogilvie, Christopher B. Reynolds, Jack R. Smith, Sebastian T. Ventrone
-
Patent number: 7449915Abstract: Some embodiments of the invention provide a configurable integrated circuit (IC). The IC includes first and second circuits. The first circuit is a logic circuit for receiving configuration data sets and performing at least a first function when receiving a first configuration data set and a second function when receiving a second configuration data set. The second circuit communicatively couples to the first logic circuit. The second circuit is for supplying configuration data sets to the first logic circuit. The second circuit has a first set of input terminals. The integrated circuit also has a second set of input terminals for carrying data. Several the second set of input terminals overlap several of the first set of input terminals. The IC also has a set of vias, where each via connects an input terminal in the first set with an input terminal in the second set.Type: GrantFiled: November 30, 2006Date of Patent: November 11, 2008Assignee: Tabula Inc.Inventors: Herman Schmit, Steven Teig
-
Publication number: 20080272806Abstract: A scalable non-blocking switching network (SN) having switches and intermediate (stages of) conductors that are used to connect a first plurality of conductors to other multiple sets of conductors in a generally unrestricted fashion within respective interconnect resources constraints. The SN can be applied in a wide range of applications, in tandem or hierarchically, to provide a large switch network used in network, routers, and programmable logic circuits. The SN is used to connect a first set of conductors, through the SN, to multiple sets of conductors in a given logic circuit hierarchy whereby the conductors in each of the multiple sets are equivalent or exchangeable, which in term, by construction, makes the first set of conductors equivalent when used in the next level of circuit hierarchy. The SN is scalable for large sized sets of conductors and can be used hierarchically to enable programmable interconnections among large sized circuits.Type: ApplicationFiled: July 16, 2008Publication date: November 6, 2008Inventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 7446562Abstract: A programmable semiconductor device of the invention includes: processing element unit executing a predetermined operation; input/output connection unit acting as a signal input part and/or a signal output part in processing element unit; interconnecting unit, comprised of a plurality of wires, connecting processing element unit via input/output connection unit; bidirectional repeater unit, arranged between the intersection points of interconnecting unit, performing disconnection, or driving interconnecting unit in the forward direction or in the reverse direction; and interconnection connecting unit, arranged at the intersection point, connecting interconnecting unit at the intersection point.Type: GrantFiled: May 25, 2005Date of Patent: November 4, 2008Assignee: NEC CorporationInventors: Masahiro Nomura, Koichi Takeda
-
Patent number: 7446563Abstract: A programmable integrated circuit (IC), wherein: a programmable logic circuit is programmed to a user specification by configuring a transistor gate control signal generated by a read only memory (ROM) element positioned substantially above or below the transistor.Type: GrantFiled: November 19, 2007Date of Patent: November 4, 2008Assignee: Tier LogicInventor: Raminda Udaya Madurawe
-
Publication number: 20080258759Abstract: A programmable routing scheme provides improved connectivity both between Universal Digital Blocks (UDBs) and between the UDBs and other micro-controller elements, peripherals and external Inputs and Outputs (I/Os) in the same Integrated Circuit (IC). The routing scheme increases the number of functions, flexibility, and the overall routing efficiency for programmable architectures. The UDBs can be grouped in pairs and share associated horizontal routing channels. Bidirectional horizontal and vertical segmentation elements extend routing both horizontally and vertically between different UDB pairs and to the other peripherals and I/O.Type: ApplicationFiled: December 27, 2007Publication date: October 23, 2008Applicant: Cypress Semiconductor CorporationInventors: Warren Snyder, Bert Sullam, Haneef Mohammed
-
Patent number: 7439774Abstract: Disclosed herein is a multiplexing circuit for decreasing the output delay time of an output signal. The multiplexing circuit includes multiplexing units and a multiplexing output unit. Each multiplexing unit is initialized in response to an initialization signal, and outputs an input signal as a selection output signal in response to a selection control signal. The multiplexing output unit performs a logic operation on selection output signals received from the multiplexing units and outputs a multiplexing output signal based on the results of this operation. Preferably, the initialization signal is shared by two of the multiplexing units, and the initialization signal which is input to one of the two multiplexing units is the selection control signal which in input to the other of the two multiplexing units.Type: GrantFiled: December 12, 2006Date of Patent: October 21, 2008Assignee: Hynix Semiconductor Inc.Inventor: Ho Don Jung
-
Patent number: 7432734Abstract: An embodiment of this invention pertains to a versatile and flexible logic element and logic array block (“LAB”). Each logic element includes a programmable combinational logic function block such as a lookup table (“LUT”) and a flip-flop. Within the logic element, multiplexers are provided to allow the flip-flop and the LUT to be programmably connected such that either the output of the LUT may be connected to the input of the flip-flop or the output of the flip-flop may be connected to the input of the LUT. An additional multiplexer allows the output of the flip-flop in one logic element to be connected to the input of a flip-flop in a different logic element within the same LAB. Output multiplexers selects between the output of the LUT and the output of the flip-flop to generate signals that drive routing lines within the LAB and to routing lines external to the LAB.Type: GrantFiled: May 2, 2007Date of Patent: October 7, 2008Assignee: Altera CorporationInventors: David M. Lewis, Paul Leventis, Andy L. Lee, Henry Kim, Bruce Pedersen, Chris Wysocki, Christopher F. Lane, Alexander Marquardt, Vikram Santurkar, Vaughn Betz
-
Patent number: 7432735Abstract: A programmable gate array apparatus includes macrocells connected in series, each macrocell including first group of storage elements in which active context data item is stored and second group of storage elements corresponding to storage elements of first group respectively, in which idle context data item is stored, connects storage elements of second group in series, loads context data item into second group whose storage elements are connected in series, connects first group and second group by connecting storage elements of first group to corresponding storage elements of second group respectively, and swaps context data items between first group and second group.Type: GrantFiled: October 19, 2007Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Kanno, Toshikatsu Hida
-
Patent number: 7434192Abstract: Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block.Type: GrantFiled: December 13, 2004Date of Patent: October 7, 2008Assignee: Altera CorporationInventors: Darren van Wageningen, Curt Wortman, Boon-Jin Ang, Thow-Pang Chong, Dan Mansur, Ali Burney