Mosfet Patents (Class 326/98)
-
Patent number: 8730215Abstract: The present invention provides a data latch circuit which can operate stably with a low-amplitude signal, which consumes less electric power, and which is resistant against the variation in TFTs. When an analog switch is turned on, a data signal is inputted to a gate electrode of an n-channel TFT and, at this time, VDD is supplied to an input terminal of an inverter. When the analog switch in turned off, the n-channel TFT is turned on or off depending on a level of the data signal. When the data signal is at an H level, the n-channel TFT is turned on and VSS is supplied to the input terminal of the inverter. When the data signal is at an L level, VDD is supplied to an input terminal of the inverter. Therefore, only VDD and VSS levels are applied to the input terminal of the inverter.Type: GrantFiled: March 23, 2011Date of Patent: May 20, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Tatsuo Ueno
-
Patent number: 8692579Abstract: In order to reduce power consumption, an arithmetic circuit having a function of performing a logic operation processing based on an input signal, storing a potential set in accordance with the result of the logic operation processing as stored data, and outputting a signal with a value corresponding to the stored data as an output signal. The arithmetic circuit includes an arithmetic portion performing the logic operation processing, a first field-effect transistor controlling whether a first potential, which is the potential corresponding to the result of the logic operation processing is set, and a second field-effect transistor controlling whether the potential of the output signal data is set at a second potential which is a reference potential.Type: GrantFiled: May 15, 2012Date of Patent: April 8, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Kiyoshi Kato
-
Publication number: 20140070847Abstract: A clock gating latch, a method of gating a clock signal and an integrating circuit incorporating the clock gating latch or the method. In one embodiment, the clock gating latch includes: (1) a propagation circuit having a single, first switch configured to be driven by an input clock signal, (2) a keeper circuit coupled to the propagation circuit and having a single, first switch configured to be driven by the input clock signal and (3) an AND gate coupled to the propagation circuit and the keeper circuit and having an internal node coupled to a second switch in the propagation circuit and a second switch in the keeper circuit.Type: ApplicationFiled: September 7, 2012Publication date: March 13, 2014Applicant: Nvidia CorporationInventors: Ilyas Elkin, Ge Yang, Jonah Alben
-
Patent number: 8659320Abstract: A digital logic gate suitable for a high-speed operation of a central processing unit. The digital logic gate comprises the first dynamic logic gate configured to logically gate a plurality of first input data in response to the first clock signal, a second dynamic logic gate configured to logically gate a gating output of the first dynamic logic gate and a plurality of second input data, and a latching device configured to latch a gating output of the second dynamic logic gate. The digital logic circuit need not adopt a keeper circuit, and thus a gate delay is reduced and the digital logic circuit performs a high-speed gating operation with robust characteristic against a current leakage or an input noise.Type: GrantFiled: October 21, 2011Date of Patent: February 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Hyoungwook Lee
-
Patent number: 8610461Abstract: An apparatus having a first circuit and a second circuit. The first circuit may be configured to generate an output signal in response to (i) an intermediate signal, and (ii) a clock signal. The second circuit may be configured to generate the intermediate signal and a digital complement of the output signal in response to (i) an input signal and (ii) the clock signal. The intermediate signal may form a feedback to ensure the output signal and the digital complement of the output signal are in complementary states during a power up.Type: GrantFiled: September 28, 2011Date of Patent: December 17, 2013Assignee: LSI CorporationInventors: Richard J. Stephani, Amy R. Rittenhouse, Donald A. Evans
-
Patent number: 8604855Abstract: One embodiment of the present invention sets forth a technique for technique for capturing and storing a level of an input signal using a dual-trigger low-energy flip-flop circuit that is fully-static and insensitive to fabrication process variations. The dual-trigger low-energy flip-flop circuit presents only three transistor gate loads to the clock signal and none of the internal nodes toggle when the input signal remains constant. One of the clock signals may be a low-frequency “keeper clock” that toggles less frequently than the other two clock signal that is input to two transistor gates. The output signal Q is set or reset at the rising clock edge using separate trigger sub-circuits. Either the set or reset may be armed while the clock signal is low, and the set or reset is triggered at the rising edge of the clock.Type: GrantFiled: June 18, 2013Date of Patent: December 10, 2013Assignee: NVIDIA CorporationInventors: William J. Dally, Jonah M. Alben, John W. Poulton, Ge Yang
-
Patent number: 8575965Abstract: An internal clock gating apparatus comprises a static logic block and a domino logic block. The static logic block is configured to receive a clock signal and a clock enable signal. The domino logic block is configured to receive the clock signal and a control signal from an output of the static logic block. The static logic block and the domino logic block are further configured such that an output of the domino logic block generates a signal similar to the clock signal in phase when the clock enable signal has a logic high state. On the other hand, the output of the domino logic block generates a logic low signal when the clock enable signal has a logic low state. Furthermore, the static logic block and the domino logic block can reduce the setup time and delay time of the internal clock gating apparatus respectively.Type: GrantFiled: May 27, 2011Date of Patent: November 5, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Lin Liu, Chung-Cheng Chou, Yangsyu Lin, Hsiao Wen Lu
-
Patent number: 8570068Abstract: A circuit includes an operational PMOS transistor of a logic gate driver. A control circuit is configured to turn off the operational PMOS transistor during a standby mode. The circuit also includes a sacrificial PMOS transistor coupled to an output node. The operational PMOS transistor is coupled to the output node. The sacrificial PMOS transistor is configured to keep the output node at a logical 1 during the standby mode.Type: GrantFiled: April 28, 2010Date of Patent: October 29, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chan-Hong Chern, Fu-Lung Hsueh, Ming-Chieh Huang, Bryan Sheffield, Chih-Chang Lin
-
Patent number: 8564331Abstract: A semiconductor device in which an input terminal is electrically connected to a first terminal of a first transmission gate; a second terminal of the first transmission gate is electrically connected to a first terminal of a first inverter and a second terminal of a functional circuit; a second terminal of the first inverter and a first terminal of the functional circuit are electrically connected to a first terminal of a second transmission gate; a second terminal of the second transmission gate is electrically connected to a first terminal of a second inverter and a second terminal of a clocked inverter; a second terminal of the second inverter and a first terminal of the clocked inverter are electrically connected to an output terminal; and the functional circuit includes a data holding portion between a transistor with small off-state current and a capacitor.Type: GrantFiled: May 2, 2012Date of Patent: October 22, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Seiichi Yoneda
-
Patent number: 8552761Abstract: A flip-flop includes a transmission circuit configured to transmit data to a transmission line in response to a clock signal and a complementary clock signal. The flip-flop further includes a keeper circuit configured to latch data of the transmission line in response to the clock signal and the complementary clock signal to maintain the data of the transmission line constant.Type: GrantFiled: September 21, 2011Date of Patent: October 8, 2013Assignee: SAMSUNG Electronics Co., Ltd.Inventor: Min Su Kim
-
Publication number: 20130257480Abstract: A clock-delayed domino logic circuit includes a precharge circuit configured to control connection between a first node and a dynamic node in response to a clock signal, an evaluation circuit configured to control connection between a second node and an evaluation node in response to the clock signal, a logic network connected between the dynamic node and the evaluation node, the logic network configured to determine a logic level of the dynamic node based on a plurality of input signals, and a phase control circuit configured to output a logic level of the evaluation node or a logic level of the first node according to a level of the clock signal.Type: ApplicationFiled: December 21, 2012Publication date: October 3, 2013Applicant: Samsung Electronics Co., Ltd.Inventor: Min Su KIM
-
Patent number: 8542033Abstract: A domino logic circuit includes a first evaluation unit, a second evaluation unit and an output unit. The first evaluation unit precharges a first dynamic node, discharges a footer node in a first phase of a clock signal, and evaluates a plurality of input signals to determine a logic level of the first dynamic node in a second phase of the clock signal. The second evaluation unit precharges a second dynamic node in the first phase of the clock signal, and determines a logic level of the second dynamic node in response to a logic level of the footer node in the second phase of the clock signal. The output unit provides an output signal having a logic level according to levels of a first voltage of the first dynamic node and a second voltage of the second dynamic node.Type: GrantFiled: September 16, 2011Date of Patent: September 24, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hyoung-Wook Lee, Gun-Ok Jung, Suhwan Kim, Ah-Reum Kim, Rahul Singh
-
Publication number: 20130246834Abstract: A domino logic circuit includes a plurality of domino logic stages connected in series between a latch and a flip-flop and a clock signal generator generating a clock signal having a first duty cycle and a flip-flop clock signal having a second duty cycle. The latch and the domino logic stages respectively operate in response to a domino clock signals derived from the first clock signal. The flip-flop operates in response to the flip-flop clock signal.Type: ApplicationFiled: December 28, 2012Publication date: September 19, 2013Inventors: Ken Keon Shim, Hoi Jin Lee, Gun Ok Jung
-
Publication number: 20130246819Abstract: A domino logic circuit includes a pre-charge circuit pre-charging a first dynamic node in response to a clock signal, a first logic network determining a logic level of the first dynamic node in response to first data signals, an inverter receiving the clock signal, a discharge circuit discharging a second dynamic node in response to an output signal of the inverter, and a second logic network determining a logic level of the second dynamic node in response to at least one second data signal and an output signal of the first dynamic node.Type: ApplicationFiled: March 12, 2013Publication date: September 19, 2013Inventors: Ken Keon Shin, Hoi Jin Lee, Gun Ok Jung, Min Su Kim
-
Patent number: 8487656Abstract: A dynamic logic circuit includes an N channel transistor stack between a dynamic node and a first power terminal for receiving a plurality of logic signals. A first clock transistor is coupled between a second power terminal and the dynamic node for receiving a clock signal. A second clock transistor is in series with the N channel stack, between the dynamic node and a second power terminal, and for receiving the clock signal. An inverter circuit has an input coupled to the dynamic node and an output. A keeper transistor has a control electrode coupled to the output of the inverter circuit, a first current electrode coupled to the dynamic node, and a second current electrode. A plurality of P channel transistors, which are coupled in parallel, are coupled between the keeper transistor and the second power terminal and are for receiving the plurality of logic signals.Type: GrantFiled: May 31, 2012Date of Patent: July 16, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, George P. Hoekstra
-
Patent number: 8487657Abstract: A dynamic logic circuit includes an N channel transistor stack between a dynamic node and a first power supply terminal for receiving a plurality of logic signals. A P channel clock transistor is coupled between a second power supply terminal and the dynamic node is for receiving a clock signal. An N channel clock transistor is in series with the N channel stack and is between the dynamic node and the first power supply terminal is for receiving the clock signal. A keeper transistor has a first current electrode coupled to the dynamic node, a second current electrode coupled to a second power supply terminal, and a control electrode. A static logic circuit has an output for providing an output responsive to a state of the logic signals. The output is coupled to the control electrode of the keeper transistor.Type: GrantFiled: May 31, 2012Date of Patent: July 16, 2013Assignee: Freescale Semiconductor, Inc.Inventors: George P. Hoekstra, Ravindraraj Ramaraju, Maciej Bajkowski
-
Patent number: 8487681Abstract: One embodiment of the present invention sets forth a technique for technique for capturing and storing a level of an input signal using a dual-trigger low-energy flip-flop circuit that is fully-static and insensitive to fabrication process variations. The dual-trigger low-energy flip-flop circuit presents only three transistor gate loads to the clock signal and none of the internal nodes toggle when the input signal remains constant. One of the clock signals may be a low-frequency “keeper clock” that toggles less frequently than the other two clock signal that is input to two transistor gates. The output signal Q is set or reset at the rising clock edge using separate trigger sub-circuits. Either the set or reset may be armed while the clock signal is low, and the set or reset is triggered at the rising edge of the clock.Type: GrantFiled: February 23, 2011Date of Patent: July 16, 2013Assignee: NVIDIA CorporationInventors: William J. Dally, Jonah M. Alben, John W. Poulton, G E (Francis) Yang
-
Patent number: 8482315Abstract: A one-of-n storage cell for use in an N-nary dynamic logic (NDL) circuit. The storage cell may accept an input value and provide a complemented output value that corresponds to the input value. However, if an input value that corresponds to a precharge input value is received, the output value remains the previous output value. The storage cell may be implemented to accept either inverted or non-inverted one-of-n NDL signals and to provide as an output either non-inverted or inverted one-of-N NDL signals, respectively, where N is greater than two.Type: GrantFiled: August 23, 2011Date of Patent: July 9, 2013Assignee: Apple Inc.Inventors: Michael R. Seningen, Raymond C. Yeung
-
Patent number: 8471597Abstract: A circuit is described including a clock input for at least one clock signal. Only one clock buffer is connected to the clock input to generate, based on the at least one clock signal, at least a first modified clock signal and a second modified clock signal. A plurality of flip-flops are connected to the clock buffer. Each of the flip-flops receive the first and second modified clock signals. A plurality of data inputs are each connected to at least one of the plurality of flip-flops to provide input data to the plurality of flip-flops. A plurality of data outputs each are connected to at least one of the plurality of flip-flops to provide output data from the plurality of flip-flops. Each of the plurality of flip-flops transform the input data to the output data utilizing the first modified clock signal and the second modified clock signal.Type: GrantFiled: May 7, 2009Date of Patent: June 25, 2013Assignee: Qualcomm IncorporatedInventors: Shenghong Wang, Mayan Moudgill, Gary Nacer
-
Publication number: 20130147518Abstract: In a logic circuit where clock gating is performed, the standby power is reduced or malfunction is suppressed. The logic circuit includes a transistor which is in an off state where a potential difference exists between a source terminal and a drain terminal over a period during which a clock signal is not supplied. A channel formation region of the transistor is formed using an oxide semiconductor in which the hydrogen concentration is reduced. Specifically, the hydrogen concentration of the oxide semiconductor is 5×1019 (atoms/cm3) or lower. Thus, leakage current of the transistor can be reduced. As a result, in the logic circuit, reduction in standby power and suppression of malfunction can be achieved.Type: ApplicationFiled: February 8, 2013Publication date: June 13, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Semiconductor Energy Laboratory Co., Ltd.
-
Patent number: 8461877Abstract: A complementary metal oxide semiconductor (CMOS) circuit is described. The CMOS circuit includes a plurality of CMOS gates, a plurality of logic inputs and a logic output. Each CMOS gate is connected to a negative power supply terminal (Vss) and a positive power supply terminal (Vdd). The CMOS circuit further includes parasitic nets connected to the CMOS gates, and net pulldown circuits for eliminating a charge accumulation on the parasitic nets while avoiding potential short circuit conditions. The CMOS gates may be OR-AND-INVERT (OAI) gates or AND-OR-INVERT (AOI) gates.Type: GrantFiled: July 1, 2011Date of Patent: June 11, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Kyle S. Viau, James Vinh
-
Patent number: 8451040Abstract: A flip-flop circuit includes an input portion that receives a first external input signal through a first external input terminal, a storage portion that stores a signal transmitted from the input portion, and an output portion that outputs the signal stored in the storage portion through an external output terminal as a logic operation result with respect to a second external input signal received through a second external input terminal of the input portion. The output portion includes a logic gate directly connected to the external output terminal and an input terminal of the logic gate receives the signal stored in the storage portion.Type: GrantFiled: December 8, 2010Date of Patent: May 28, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hoijin Lee, Gunok Jung
-
Patent number: 8436669Abstract: One embodiment of the present invention sets forth a technique for capturing and storing a level of an input signal using a single-trigger low-energy flip-flop circuit that is fully-static and insensitive to fabrication process variations. The single-trigger low-energy flip-flop circuit presents only three transistor gate loads to the clock signal and none of the internal nodes toggle when the input signal remains constant. The output signal Q is set or reset at the rising clock edge using a single-trigger sub-circuit. A set or reset may be armed while the clock signal is low, and the set or reset is triggered at the rising edge of the clock.Type: GrantFiled: April 27, 2011Date of Patent: May 7, 2013Assignee: NVIDIA CorporationInventors: Jonah M. Alben, William J. Dally
-
Patent number: 8436668Abstract: A flop circuit is disclosed. The flop circuit includes an input circuit configured to hold a logic value of an input signal received on its input node. The flop circuit further includes a storage circuit configured to, responsive to a pulse clock transitioning to a first logic level, receive and store the logic value and a complement of the logic value. A transfer circuit is coupled between the input circuit and the storage circuit, wherein the transfer circuit is configured to transfer the logic value from the input circuit to the storage circuit responsive to the pulse clock transitioning to the first logic level. The transfer circuit includes a first float node and a second float node and is configured such that at least one of the float nodes is floating during a portion of the operational cycle of the flop circuit.Type: GrantFiled: January 4, 2011Date of Patent: May 7, 2013Assignee: Oracle International CorporationInventors: Robert P. Masleid, Jason M. Hart
-
Patent number: 8406077Abstract: In a particular embodiment, a method includes discharging a first dynamic node at a first discharge circuit of a first dynamic circuit structure in response to receiving an asserted discharge signal. The first dynamic circuit structure includes the first dynamic node at a first voltage level and a first keeper circuit that is disabled when the asserted discharge signal is received. The asserted discharge signal has a second voltage level that is different from the first voltage level. A second keeper circuit of a second dynamic circuit structure is enabled responsive to discharging the first dynamic node to maintain a second dynamic node of the second dynamic circuit structure at the first voltage level.Type: GrantFiled: July 1, 2010Date of Patent: March 26, 2013Assignee: QUALCOMM IncorporatedInventor: Jentsung Ken Lin
-
Patent number: 8390311Abstract: A logic apparatus secure against a power analysis attack is disclosed. The logic apparatus may include a clocked power logic to recover and reuse at least a part of charges supplied during a single clock operation; a first device block connected to the clocked power logic to remove a parasitic capacitance difference in the clocked power logic, and a second device block to readjust remaining charges in each node of the clocked power logic after a single clock operation.Type: GrantFiled: February 8, 2011Date of Patent: March 5, 2013Assignee: IUCF-HYU (Industry-University Cooperation Foundation Hanvang University)Inventors: Kim Dong Kyue, Choi Byong-Deok
-
Patent number: 8378711Abstract: A circuit for detecting a single bit upset in a dynamic logic circuit includes a latch circuit having an input for receiving a reset signal, and an output for providing a flag output signal, the latch circuit being clocked by a first clock signal, a first transistor having a drain coupled to the output of the latch circuit, a gate for receiving a second clock signal, and a source, and a second transistor having a drain coupled to the source of the first transistor, a gate for receiving a third clock signal, and a source coupled to ground.Type: GrantFiled: March 1, 2011Date of Patent: February 19, 2013Assignees: STMicroelectronics S.r.l., STMicroelectronics International N.V.Inventors: Chirag Gulati, Jitendra Dasani, Rita Zappa, Stefano Corbani
-
Patent number: 8378728Abstract: A level shifting flip-flop for generating a level-shifted output signal based on an input signal includes a master stage and a slave stage. The slave stage has an integrated level shifting circuit. The slave stage level shifts a signal as it passes through the flip-flop, which eliminates the need of level shifting the signal after it is output from the flip-flop.Type: GrantFiled: June 3, 2012Date of Patent: February 19, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Gaurav Goyal, Abhishek Mahajan, Bipin B. Malhan
-
Publication number: 20130038350Abstract: A conversion circuit includes a first inverter having an input node configured to receive a single-ended signal and second and third inverters each having respective inputs coupled to an output of the first inverter. A fourth inverter has an input coupled to an output of the second inverter and has an output coupled to a first node. A fifth inverter has an input coupled to the first node and an output coupled to a second node to which an output of the third inverter is coupled. Sixth and seventh inverters are configured to respectively output a differential signal based on the single-ended signal. The sixth inverter has an input coupled to the first node, and the seventh inverter has an input coupled to the second node.Type: ApplicationFiled: August 11, 2011Publication date: February 14, 2013Applicant: INITIO CORPORATIONInventors: Zhenchang DU, Haiming TANG, Wei WANG
-
Patent number: 8373442Abstract: A selector circuit includes a plurality of first selection circuits each configured to select one of plural input signals on the basis of a first selection control signal and to output a first output signal and a second selection circuit configured to select one of the first output signals on the basis of a second selection control signal. Each of the first selection circuits includes a charging circuit configured to charge a first node by electrically connecting the first node to a first voltage in a first period, and a discharge control circuit configured to control, on the basis of the first selection control signal, the input signals and the second selection control signal, whether to discharge the charged first node by electrically connecting the first node to a second voltage source having a potential lower than the first voltage source in a second period following the first period.Type: GrantFiled: September 21, 2011Date of Patent: February 12, 2013Assignee: Fujitsu LimitedInventor: Tomohiro Tanaka
-
Patent number: 8362806Abstract: Provided is a novel keeper circuit with a pull-up device whose strength changes for different operating supply levels so that the pull-up device is weaker for smaller supply levels and stringer for higher supply levels.Type: GrantFiled: June 26, 2009Date of Patent: January 29, 2013Assignee: Intel CorporationInventors: Sapumal B. Wijeratne, Clifford L. Ong, Hans J. Greub, Anandraj Devarajan
-
Patent number: 8362805Abstract: In an embodiment, an integrated circuit may include one or more power managed blocks and a power manager circuit. The power manager circuit may be configured to generate a block enable for each power managed block and a block enable clock. The power managed block may generate local block enables to various power switches in the power managed block, staggering the block enables over two or more block enable clock cycles. In particular, the power managed block may include a set of series-connected flops that receive the block enable from the power manager circuit. The output of each flop may be coupled to a respective set of power switches and may enabled those switches. The change in current flow due to enabling and/or disabling the power managed block may thus be controlled. In an embodiment, the frequency of the block enable clock may be set to a defined value independent of process, voltage, and temperature conditions in the integrated circuit.Type: GrantFiled: February 15, 2010Date of Patent: January 29, 2013Assignee: Apple Inc.Inventors: Shingo Suzuki, Vincent R. von Kaenel, Toshinari Takayanagi, Conrad H. Ziesler, Daniel C. Murray
-
Patent number: 8363778Abstract: An object of the present invention is to provide a driver circuit including a normally-on thin film transistor, which driver circuit ensures a small malfunction and highly reliable operation. The driver circuit includes a static shift register including an inverter circuit having a first transistor and a second transistor, and a switch including a third transistor. The first to third transistors each include a semiconductor layer of an oxide semiconductor and are depletion-mode transistors. An amplitude voltage of clock signals for driving the third transistor is higher than a power supply voltage for driving the inverter circuit.Type: GrantFiled: July 19, 2012Date of Patent: January 29, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Hiroyuki Miyake
-
Patent number: 8344780Abstract: Flip-flop circuits including a dynamic input unit and a control clock generator are provided. The dynamic input unit precharges an evaluation node to a power supply voltage in a first phase of a clock signal, selectively discharges the evaluation node based on input data in a second phase of the clock signal, and compensates for voltage drop of the evaluation node in response to a first control clock signal. The control clock generator generates the first control clock signal and a second control clock signal based on at least the clock signal.Type: GrantFiled: June 10, 2010Date of Patent: January 1, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hyoung-Wook Lee, Min-Su Kim
-
Publication number: 20120299622Abstract: An internal clock gating apparatus comprises a static logic block and a domino logic block. The static logic block is configured to receive a clock signal and a clock enable signal. The domino logic block is configured to receive the clock signal and a control signal from an output of the static logic block. The static logic block and the domino logic block are further configured such that an output of the domino logic block generates a signal similar to the clock signal in phase when the clock enable signal has a logic high state. On the other hand, the output of the domino logic block generates a logic low signal when the clock enable signal has a logic low state. Furthermore, the static logic block and the domino logic block can reduce the setup time and delay time of the internal clock gating apparatus respectively.Type: ApplicationFiled: May 27, 2011Publication date: November 29, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Lin Liu, Chung-Cheng Chou, Yangsyu Lin, Hsiao Wen Lu
-
Publication number: 20120287712Abstract: A semiconductor device including a logic circuit capable of decreasing a leakage current occurred during a standby state is provided. The semiconductor device includes a power supply portion for supplying a first operation voltage or a second operation voltage smaller than the first operation voltage; a P-type low-threshold transistor Tp for receiving the first or the second operation voltage from the power supply portion; and a N-type transistor Tn connected between the transistor Tp and a base potential. The transistors Tp, Tn construct a logic circuit. The power supply portion supplies the first operation voltage to the source of the transistor Tp in the enable state, and supplies the second operation voltage in a standby state. The second operation voltage is set so that voltage amplitude between gate and source of each transistor Tp, Tn is larger than the threshold value of the transistors Tp, Tn.Type: ApplicationFiled: November 23, 2011Publication date: November 15, 2012Applicant: WINBOND ELECTRONICS CORP.Inventor: Hiroki Murakami
-
Patent number: 8269525Abstract: A disclosed integrated circuit logic cell includes a clock input operative to receive a clock input from a clock tree of the integrated circuit, and clocking circuitry, internal to the logic cell, operative to place a plurality of clock nodes, within the logic cell, in a logical off state in response to a predetermined logic state of the logic cell, thereby preventing the clock nodes from toggling during the predetermined logic state of the logic cell. The integrated circuit logic cell includes primary logic circuitry, internal to the logic cell, operatively coupled to the clocking circuitry which is operatively coupled to an input of the primary logic circuitry. The clocking circuitry provides clock outputs operatively coupled to the clock nodes which are within the primary logic circuitry, and is operative to control the clock outputs in response to the predetermined logic state.Type: GrantFiled: November 17, 2009Date of Patent: September 18, 2012Assignee: ATI Technologies ULCInventor: Omid Rowhani
-
Patent number: 8258815Abstract: The present invention relates to a circuit for generating a clock signal. The circuit comprises a current source to generate a reference current and provide a first voltage V1, a first current generator to generate a first mirror current during a first half cycle based on the reference current, a first capacitor including a first end, and a first transistor having a first threshold voltage VTH1. The first transistor includes a gate to receive the first voltage V1, a drain coupled to the first current generator and a source coupled to the first end of the first capacitor so as to allow the first mirror current to charge the first capacitor during the first half cycle, wherein the period of the first half cycle is a function of the first bias voltage V1 minus the first threshold voltage VTH1.Type: GrantFiled: March 3, 2010Date of Patent: September 4, 2012Assignee: Macronix International Co., Ltd.Inventors: Chia Ching Li, Hsin Yi Ho, Chun Hsiung Hung
-
Patent number: 8243873Abstract: An object of the present invention is to provide a driver circuit including a normally-on thin film transistor, which driver circuit ensures a small malfunction and highly reliable operation. The driver circuit includes a static shift register including an inverter circuit having a first transistor and a second transistor, and a switch including a third transistor. The first to third transistors each include a semiconductor layer of an oxide semiconductor and are depletion-mode transistors. An amplitude voltage of clock signals for driving the third transistor is higher than a power supply voltage for driving the inverter circuit.Type: GrantFiled: September 22, 2010Date of Patent: August 14, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Hiroyuki Miyake
-
Patent number: 8222922Abstract: A logic device implementing configurations for ROM based logic uses arrays of memory cells to provide outputs based on inputs received at the logic device. The logic device stores values in the memory cells that are accessed when an input is received. The memory cells are transistors that provide values of ‘1’ or ‘0.’ Various configurations reduce the number of transistors while implementing the memory block by utilizing a single bitline or a dynamic precharge implementation.Type: GrantFiled: March 31, 2009Date of Patent: July 17, 2012Assignee: Toshiba America Research, Inc.Inventor: Bipul C. Paul
-
Patent number: 8207756Abstract: In a logic circuit where clock gating is performed, the standby power is reduced or malfunction is suppressed. The logic circuit includes a transistor which is in an off state where a potential difference exists between a source terminal and a drain terminal over a period during which a clock signal is not supplied. A channel formation region of the transistor is formed using an oxide semiconductor in which the hydrogen concentration is reduced. Specifically, the hydrogen concentration of the oxide semiconductor is 5×1019 (atoms/cm3) or lower. Thus, leakage current of the transistor can be reduced. As a result, in the logic circuit, reduction in standby power and suppression of malfunction can be achieved.Type: GrantFiled: October 26, 2010Date of Patent: June 26, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yutaka Shionoiri, Hidetomo Kobayashi
-
Publication number: 20120139584Abstract: A domino logic circuit includes a first evaluation unit, a second evaluation unit and an output unit. The first evaluation unit precharges a first dynamic node, discharges a footer node in a first phase of a clock signal, and evaluates a plurality of input signals to determine a logic level of the first dynamic node in a second phase of the clock signal. The second evaluation unit precharges a second dynamic node in the first phase of the clock signal, and determines a logic level of the second dynamic node in response to a logic level of the footer node in the second phase of the clock signal. The output unit provides an output signal having a logic level according to levels of a first voltage of the first dynamic node and a second voltage of the second dynamic node.Type: ApplicationFiled: September 16, 2011Publication date: June 7, 2012Applicants: SEOUL NATIONAL UNIVERSITY R&D FOUNDATION, SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyoung-Wook Lee, Gun-Ok Jung, Suhwan Kim, Ah-Reum Kim, Rahul Singh
-
Patent number: 8164361Abstract: A quadrature output high-frequency RF divide-by-two circuit includes a pair of differential complementary logic latches. The latches are interconnected to form a toggle flip-flop. Each latch includes a tracking cell and a locking cell. In a first embodiment, the locking cell includes two complementary logic inverters and two transmission gates. When the locking cell is locked, the two gates are enabled such that the locked (i.e., latched) signal passes through both transmission gates and both inverters. In one advantageous aspect, the tracking cell only involves two transmission gates. Due to the circuit topology, the first embodiment is operable from a low supply voltage at a high operating frequency while consuming a low amount of supply current. In a second and third embodiment, the tracking cell involves a pair of inverters. The sources of the transistors of the inverters are, however, coupled together thereby resulting in performance advantages over conventional circuits.Type: GrantFiled: December 8, 2009Date of Patent: April 24, 2012Assignee: Qualcomm IncorporatedInventors: Babak Soltanian, Jafar Savoj
-
Patent number: 8164359Abstract: Embodiments of a threshold logic element are provided. Preferably, embodiments of the threshold logic element discussed herein have low leakage power and high performance characteristics. In the preferred embodiment, the threshold logic element is a threshold logic latch (TLL). The TLL is a dynamically operated current-mode threshold logic cell that provides fast and efficient implementation of digital logic functions. The TLL can be operated synchronously or asynchronously and is fully compatible with standard Complementary Metal-Oxide-Semiconductor (CMOS) technology.Type: GrantFiled: February 13, 2009Date of Patent: April 24, 2012Assignee: Arizona Board of Regents for and on behalf of Arizona State UniversityInventors: Samuel Leshner, Sarma Vrudhula
-
Patent number: 8134387Abstract: A synchronizer circuit for transferring data from a source clock domain to a target clock domain. A first latch in the target clock domain may capture a data value corresponding to current data received from the source clock domain. Under certain conditions, the first latch may enter into a metastable, or undefined logic state. A second latch may remain stable, and store a previous value corresponding to data that has most recently been transferred from the source clock domain to the target clock domain. The respective values output by the two latches may be compared by a detection circuit, and a value derived from the output value of the first latch and corresponding to the current data may be written to an output latch if the current data differs from the stored previous value. The detection circuit may also provide a defined logical value to the output latch even if the first latch is in a metastable state.Type: GrantFiled: June 2, 2011Date of Patent: March 13, 2012Assignee: Apple Inc.Inventors: Bo Tang, Edgardo F. Klass
-
Patent number: 8125246Abstract: Two latches store the state of a data signal at a transition of a clock signal. Comparison logic compares the outputs of the two latches and produces a signal to indicate whether the outputs are equal or unequal. Systems using the latches and comparison logic are described and claimed.Type: GrantFiled: November 13, 2009Date of Patent: February 28, 2012Assignee: Intel CorporationInventors: Edward Grochowski, Chris Wilkerson, Shih-Lien L. Lu, Murali Annavaram
-
Patent number: 8120404Abstract: A flip-flop circuit with an internal level shifter includes an input stage, a clock input stage, an output stage and a level shifting stage. The output stage generates an output signal based on an input signal received by the input stage and a clock signal received by the clock input stage. The level shifting stage shifts-up the voltage level of the output signal.Type: GrantFiled: April 29, 2011Date of Patent: February 21, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Sunny Arora, Kumar Abhishek, Mukesh Bansal, Shilpa Gupta
-
Patent number: 8120406Abstract: A pulsed latch circuit with conditional shutoff prevents an input node, such as a node receiving data, of the pulsed latch circuit, from latching data based on a delayed input control signal, such as an internal clocking signal, and based on a feedback latch state transition detection signal indicating that a current state of input data is stored in the latch. As such, two control conditions are used to shut down the latch. In one example, a condition generator detects when the latch has captured data correctly and outputs a signal to disable the input node. In addition, a variable delay circuit is used to adjust the width of the allowable input signal to set a worst case shutoff time. If data is latched early, a feedback latch state transition detection signal causes the input node to be disabled. If data is not latched early, the maximum allowable latch time is set by the variable delay circuit.Type: GrantFiled: July 29, 2009Date of Patent: February 21, 2012Assignee: ATI Technologies ULCInventors: Arun Iyer, Shibashish Patel, Animesh Jain
-
Patent number: 8106678Abstract: A semiconductor device including first and second power lines, and first and second circuit blocks coupled between the power lines. A first switching element is inserted between the first circuit block and at least one of the power lines and a second switching element is inserted between the second circuit block and at least one of the power lines. The first switching element is rendered conductive to allow the first circuit block to receive the power voltage through the first and second power lines while the second switching element is rendered nonconductive to prevent the second circuit block from receiving the power voltage through the first and second power lines, so that a leakage current flowing through the second circuit is suppressed.Type: GrantFiled: December 23, 2009Date of Patent: January 31, 2012Assignee: Elpida Memory, Inc.Inventors: Takeshi Sakata, Kiyoo Itoh, Masashi Horiguchi
-
Patent number: 8102189Abstract: Methods and apparatuses for optimizing switching delay in integrated circuits are described. Combinational logic gates are modified with precharge circuitry and instantiated in order to reduce switching transitions of circuit elements in a signal path.Type: GrantFiled: March 29, 2010Date of Patent: January 24, 2012Assignee: Ashutosh DasInventor: Ashutosh Das