With Logic Or Bistable Circuit Patents (Class 327/12)
-
Publication number: 20120139585Abstract: A phase detecting circuit includes a latch circuit that switches, based on an OR signal and an NAND signal of two clock signals to be subjected to phase comparison, one of outputs used for generation of two pulse signals on an advance phase side and a delay phase side to a preparation operation state for performing the phase comparison and a circuit operation state after the phase comparison, and holds the output in the states.Type: ApplicationFiled: February 16, 2012Publication date: June 7, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Atsushi Suzuki
-
Publication number: 20120139650Abstract: A charge pump includes a first current source, a second current source, a first switch, a second switch, a third switch, a fourth switch, a reset switch, an inverse reset switch and a capacitance. The first and third switches have first terminals coupled to the first current source. The second and fourth switches have first terminals coupled to the second current source. The first, second and reset switches have second terminals coupled to a first terminal of the inverse reset switch. The reset switch has a first terminal coupled to second terminals of the third and fourth switches. The first and second switches are respectively controlled by first and second control signals, the third and fourth switches are respectively controlled by inverse signals of the first and second control signals, and the inverse reset switch is controlled by the inverse reset signal.Type: ApplicationFiled: January 24, 2011Publication date: June 7, 2012Inventors: Meng-Ting TSAI, Kun-Ju Tsai, Yung-Chih Liang
-
Publication number: 20120133394Abstract: The invention relates to a clock generation circuit and a signal reproduction circuit including the clock generation circuit, and, more particularly, the invention provides a data judgment/phase comparison circuit capable of performing both of data judgment and phase comparison by a single-phase clock, and provides a CDR (Clock Data Recovery) circuit including the data judgment/phase comparison circuit. The same data and clock are inputted to two data judging units C GOOD and C BAD each having a different data determination period (setup/hold time) required for correctly judging a data, and an output of the data judging unit C GOOD having a shorter required data determination period is taken as a data output of the data judgment/phase comparison circuit. When the outputs of both of the data judging units are different from each other, a signal Early indicating that a clock phase is too early or a signal Late indicating that the clock phase is too late is outputted.Type: ApplicationFiled: September 29, 2009Publication date: May 31, 2012Inventors: Koji Fukuda, Hiroki Yamashita
-
Patent number: 8179163Abstract: Efficient techniques improve the linearity of a charge pump in fractional-N PLLs. A feedback clock pulse several VCO clock periods wide is formed and supplied to a phase frequency detector (PFD). The down pulse generated by the PFD is fixed to eliminate the nonlinearity associated with up and down current source mismatch. The up pulse is made to fall when the down pulse falls, that is, when the feedback clock pulse falls.Type: GrantFiled: March 25, 2010Date of Patent: May 15, 2012Assignee: Silicon Laboratories Inc.Inventor: Qicheng Yu
-
Patent number: 8138800Abstract: A phase detecting circuit includes a latch circuit that switches, based on an OR signal and an AND signal of two clock signals to be subjected to phase comparison, one of outputs used for generation of two pulse signals on an advance phase side and a delay phase side to a preparation operation state for performing the phase comparison and a circuit operation state after the phase comparison, and holds the output in the states.Type: GrantFiled: March 19, 2010Date of Patent: March 20, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Atsushi Suzuki
-
Patent number: 8138799Abstract: An inter-phase skew detection circuit includes a frequency division circuit that frequency-divides N-phase clocks to be measured at predetermined timings so as to generate N+2 frequency-divided clocks; a phase comparison target clock generation circuit that generates N phase comparison target clocks by using predetermined N frequency-divided clocks among the N+2 frequency-divided clocks; a phase comparison reference clock generation circuit that generates N reference clocks by using the N+2 frequency-divided clocks, in accordance with predetermined combinations between the N+2 frequency-divided clocks and an operation criterion; and a phase comparison circuit that detects respective phase differences between the N phase comparison target clocks and the corresponding N reference clocks.Type: GrantFiled: December 17, 2010Date of Patent: March 20, 2012Assignee: NEC CorporationInventor: Tomohiro Hayashi
-
Patent number: 8081013Abstract: A method for digital phase detection, comprises the steps of: providing a reference clock; receiving a feedback clock; determining a timing difference between the reference clock and the feedback clock; determining a polarity that indicates the leading or lagging relationship between the reference clock and the feedback clock; adaptively selecting one of at least two operating modes for generating a quantized level indicative of the timing difference, wherein in a first operating mode the quantized level is a constant maximum value and wherein in a second operating mode the quantized level is proportional to the timing difference; and generating a digital phase detection output as a combination of the polarity and the quantized level.Type: GrantFiled: July 13, 2010Date of Patent: December 20, 2011Assignee: Amlogic Co., Ltd.Inventors: Weicheng Zhang, Ming Shi, Wei-Hua Zou, Shu-Sun Yu, Chieh-Yuan Chao
-
Publication number: 20110304357Abstract: A digital phase comparator is provided in which first phase difference signals and second phase difference signals are used as digital phase difference information. The first phase difference signals are generated by sampling a second clock signal with a first group of clock signals having regular intervals. The second phase difference signals are generated, using a second group of clock signals and a first group of signals which are obtained by delaying a second clock signal and a first signal generated by performing a logic operation on the first phase difference signal respectively at different regular intervals, by sampling the second group of clock signals with the first group of signals.Type: ApplicationFiled: March 5, 2010Publication date: December 15, 2011Applicant: NEC CorporationInventor: Takashi Tokairin
-
Patent number: 8058915Abstract: A digital phase-locked loop and a digital phase-frequency detector thereof are provided. The digital PFD includes a divisor switch unit, a low-resolution phase-error detecting unit, an accumulating unit, a high-resolution phase-error detecting unit, a constant unit, and a selector. The divisor switch unit receives and removes partial pulses of a feedback signal for obtaining a feedback clock. The low-resolution phase-error detecting unit detects phase error between a reference signal and the feedback clock to obtain a phase-error pulse width. The accumulating unit accumulates the feedback signal during the phase-error pulse width for obtaining an output selection signal. The high-resolution phase-error detecting unit detects phase error between the reference signal and the feedback signal to obtain a phase-error value. The constant unit provides at least one constant value. The selector selects and outputs one of the phase-error value and the constant value according to the output selection signal.Type: GrantFiled: August 30, 2009Date of Patent: November 15, 2011Assignee: Industrial Technology Research InstituteInventors: Huan-Ke Chiu, Tzu-Chan Chueh
-
Patent number: 8026742Abstract: In one embodiment, a phase detector is provided comprising a first input, a second input, and first circuitry in communication with the first and second inputs, the first circuitry operative to provide an indication of a phase difference between a first signal supplied by the first input and a second signal supplied by the second input, wherein an aberration in one of the first and second signals results in an incorrect indication of phase difference. The phase detector also comprises second circuitry in communication with the first circuitry, the second circuitry operative to provide a correct indication of phase difference despite the aberration in the at least one of the first and second signals. In another embodiment, a differential phase detector is provided.Type: GrantFiled: August 20, 2010Date of Patent: September 27, 2011Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Christopher L. Painter, Yingxuan Li, Qing Yang
-
Patent number: 8013641Abstract: There is provided a digital lock detector and a frequency synthesizer using the same. The digital lock detector includes a comparator unit receiving a plurality of control bits, and generating a bit signal to notice a lock condition of the plurality of control bits; a delay cell block generating a plurality of delay signals based on the bit signal, and outputting a clock signal by combining the bit signal and the plurality of delay signals; and a detection unit detecting a shift time of the clock signal, and generating a lock indication signal according to the detection result.Type: GrantFiled: April 29, 2011Date of Patent: September 6, 2011Assignee: Electronics and Telecommunications Resarch InstittuteInventors: Ja Yol Lee, Seong Do Kim, Mun Yang Park, Cheon Soo Kim, Hyun Kyu Yu
-
Patent number: 8008947Abstract: Methods and apparatus are disclosed, such as those involving a digital phase detector that includes a phase detection circuit configured to detect which one of two clock signals leads the other. One such phase detector includes a balancer configured to prepare the phase detection circuit for a phase detection. The phase detection circuit of one or more embodiments includes a cross-coupled latch configured to receive the two clock signals and generate a first latch output and a second latch output in response to the two clock signals. The aforementioned balancer is configured to substantially equalize the voltage levels of the first and second latch outputs before the phase detection circuit detects a phase difference between the two clock signals. For example, the balancer might pre-charge the outputs of the phase detection circuit to substantially the same voltage level before phase detection.Type: GrantFiled: November 4, 2010Date of Patent: August 30, 2011Assignee: Micron Technology, Inc.Inventor: Seong-Hoon Lee
-
Patent number: 8008946Abstract: A first counter detects a rising edge of a clock signal, and generates a first signal having a multiplied cycle of the clock signal. A second counter detects a falling edge of the clock signal, and generates a second signal having a multiplied cycle of the clock signal. A first line transfers the first signal, while a second line transfers the second signal. A phase comparator is connected to the first line and the second line to generate a third signal based on a phase difference between the first signal and the second signal and output the third signal to one of the circuit units. A plurality of the phase comparators are connected to the first line and the second line, and are disposed between one of the ends of the first line and the second line and one of the circuit units.Type: GrantFiled: July 31, 2009Date of Patent: August 30, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Mariko Iizuka
-
Publication number: 20110187413Abstract: A phase detecting circuit includes a latch circuit that switches, based on an OR signal and an AND signal of two clock signals to be subjected to phase comparison, one of outputs used for generation of two pulse signals on an advance phase side and a delay phase side to a preparation operation state for performing the phase comparison and a circuit operation state after the phase comparison, and holds the output in the states.Type: ApplicationFiled: March 19, 2010Publication date: August 4, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Atsushi Suzuki
-
Patent number: 7983361Abstract: A clock data recovery circuit. The clock data recovery circuit comprises a transmission line, a phase locked loop, a voltage controlled oscillator, a phase selector, and a D flip-flop. The transmission line receives an input signal. The phase locked loop receives the input signal via the transmission line and a reference clock and generates a first clock signal. The voltage controlled oscillator receives the input signal via the transmission line and a control voltage from an internal node of the phase locked loop, and generates a clock signal. The phase selector receives the input signal via the transmission line and the clock signal from the voltage controlled oscillator, and generates a clock output signal. The D flip-flop receives the input signal via the transmission line and the clock output signal, and generates a data output signal.Type: GrantFiled: December 17, 2007Date of Patent: July 19, 2011Assignees: Mediatek Inc., National Taiwan UniversityInventors: Shen-Iuan Liu, Chih-Hung Lee, Lan-Chou Cho
-
Patent number: 7969202Abstract: A circuit, with applications to phase-locked loops and frequency synthesis, where a divider circuit shuffles between dividing the output of a voltage-controlled oscillator by N or N+1, where N is an integer, and where a phase frequency detector provides three logic signals to a charge pump so that one of three values of current may be sourced to a loop filter, with the result that the circuit behaves as a conventional phase-locked loop having a fictitious divider circuit that is capable of dividing the output of the voltage-controlled oscillator by a non-integral value.Type: GrantFiled: January 14, 2009Date of Patent: June 28, 2011Assignee: Realtek Semiconductor CorporationInventors: Chia-Liang Lin, Gerchih Chou
-
Patent number: 7965108Abstract: A frequency synthesizer. The frequency synthesizer comprises a harmonic locked phase/frequency detector, a low pass filter, a voltage controlled oscillator, and a frequency divider. The harmonic locked phase/frequency detector receives a reference signal and a divided signal. The low pass filter is coupled to the harmonic locked phase/frequency detector. The voltage controlled oscillator is coupled to the low pass filter and provides an output signal. The frequency divider is coupled between the voltage controlled oscillator and the harmonic locked phase/frequency detector. Frequency of the divided signal is a harmonic frequency of the reference signal.Type: GrantFiled: September 10, 2009Date of Patent: June 21, 2011Assignees: MediaTek Inc., National Taiwan UniversityInventors: Shen-Iuan Liu, Chih-Hung Lee
-
Patent number: 7965143Abstract: A digital phase detector is provided that can be easily implemented in gate array or FPGA, to accurately quantize a phase difference of two clocks and convert to a digital value without using delay elements. The digital phase detector includes: a multiplier for, when two clocks have frequencies close to an integer ratio, receiving a first clock and multiplying by M/N; F/F for latching a second clock by an output clock of the multiplier; a differential circuit for differentiating an output of the F/F; a counter for receiving the output clock of the multiplier; a latch circuit for holding an output of the counter according to an output of the differential circuit; a first adder for adding an output of the latch circuit; a second adder for subtracting an output of the first adder from a fixed value; and an accumulator for sequentially integrating an output of the second adder.Type: GrantFiled: May 19, 2009Date of Patent: June 21, 2011Assignee: Hitachi, Ltd.Inventor: Kenji Kawamura
-
Publication number: 20110140737Abstract: An apparatus for estimating data relating to a time difference between two events includes a delay line having a plurality of stages. Each stage has a delay difference between a first delay in a first part and a second delay in a second part. This delay difference is measured by a phase arbiter in each stage, which outputs an indication signal indicating whether the first event of two events in the first part precedes or succeeds a second event of the two events in the second part. A summation device is provided for summing over the indication signals of the plurality of stages to obtain a sum value. The sum value indicates a time difference estimate.Type: ApplicationFiled: June 20, 2008Publication date: June 16, 2011Applicant: VERIGY (SINGAPORE) PTE. LTD.Inventor: Jochen Rivoir
-
Patent number: 7956658Abstract: There is provided a digital lock detector and a frequency synthesizer using the same. The digital lock detector includes a comparator unit receiving a plurality of control bits, and generating a bit signal to notice a lock condition of the plurality of control bits; a delay cell block generating a plurality of delay signals based on the bit signal, and outputting a clock signal by combining the bit signal and the plurality of delay signals; and a detection unit detecting a shift time of the clock signal, and generating a lock indication signal according to the detection result.Type: GrantFiled: October 28, 2009Date of Patent: June 7, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Seong Do Kim, Mun Yang Park, Cheon Soo Kim, Hyun Kyu Yu
-
Patent number: 7940088Abstract: Apparatus and methods detect missing clock edges. An improved phase frequency detector (PFD) can be used in, for example, a phase locked loop (PLL) or a delay locked loop (DLL). Conventional PFDs can miss clock edges. Disclosed is a missing clock edge detection circuit that reliably detects these missing clock edges to correctly activate switches of a charge pump of the PLL or DLL. Embodiments exhibit relatively little of the characteristic polarity reversal of conventional PLL or DLL circuits, which then enables embodiments to operate faster and acquire phase lock quicker than conventional circuits. Such techniques are useful in clock synthesis, clock recovery, and the like. The invention can further include an optional circuit that detects when the missing clock edge detection circuit may have inaccurately determined (false positive) that a clock edge had been missed, to override the corrective action by the missing clock edge detection circuit.Type: GrantFiled: March 31, 2009Date of Patent: May 10, 2011Assignee: PMC-Sierra, Inc.Inventors: Parthasarathy Sampath, Vikas Choudhary
-
Publication number: 20110102020Abstract: Methods and apparatus are disclosed, such as those involving a digital phase detector that includes a phase detection circuit configured to detect which one of two clock signals leads the other. One such phase detector includes a balancer configured to prepare the phase detection circuit for a phase detection. The phase detection circuit of one or more embodiments includes a cross-coupled latch configured to receive the two clock signals and generate a first latch output and a second latch output in response to the two clock signals. The aforementioned balancer is configured to substantially equalize the voltage levels of the first and second latch outputs before the phase detection circuit detects a phase difference between the two clock signals. For example, the balancer might pre-charge the outputs of the phase detection circuit to substantially the same voltage level before phase detection.Type: ApplicationFiled: November 4, 2010Publication date: May 5, 2011Applicant: MICRON TECHNOLOGY INC.Inventor: Seong-Hoon Lee
-
Patent number: 7919992Abstract: A high dynamic range amplifier circuit for amplifying pixel signals of an imager device is disclosed. The amplifier circuit uses a read-out scheme based on a charge recycling approach, where a pixel signal is first amplified with a low gain during a first amplification phase T1, and then the amplifier output is immediately recycled and the pixel signal amplified with a higher gain during a second amplification phase T2.Type: GrantFiled: July 16, 2009Date of Patent: April 5, 2011Assignee: Aptina Imaging CorporationInventor: Giuseppe Rossi
-
Patent number: 7920119Abstract: At least one of a scanning-line drive part and a data-line drive part includes: a shift register for outputting transfer signals in sequence; a first enable supply line for supplying a plurality of series of first enable signals having a first pulse width smaller than that of the transfer signals; a second enable supply line for supplying one series of second enable signal having a second pulse width smaller than the first pulse width; and pulse-width restricting circuits for receiving input of the transfer signals, the first and the second enable signals. The pulse-width restricting circuits restricts the pulse width of the transfer signals to the first pulse width by shaping each pulse of the input transfer signals based on the individual first enable signals, and restricts the pulse width of the transfer signals to the second pulse width by shaping all the pulses of the transfer signals after restricted to the first pulse width based on the second enable signal.Type: GrantFiled: July 8, 2005Date of Patent: April 5, 2011Assignee: Seiko Epson CorporationInventor: Kenya Ishii
-
Patent number: 7919991Abstract: A comparator circuit is disclosed that determines whether a first binary value is greater than, equal to, and/or less than a second binary value without employing binary adder circuits, and therefore is simpler, occupies less circuit area, and consumes less power than conventional comparator circuits having binary adders. For some embodiments, the comparator circuit is capable of performing full comparison operations on two or more arbitrary binary values. The comparator circuit can be implemented in TCAM devices to perform regular expression search operations.Type: GrantFiled: July 8, 2009Date of Patent: April 5, 2011Assignee: NetLogic Microsystems, Inc.Inventor: Sachin Joshi
-
Publication number: 20110043253Abstract: A semiconductor device comprises sampling logic, comprising: input sample path selection logic arranged to enable at least one input sample path; sampler logic arranged to receive and sample an input data signal in a serial data stream in accordance with a phase of the at least one enabled input sample path; and transition detection logic arranged to detect transitions within the received input data signal. The input sample path selection logic is further arranged, upon detection of a transition within the received input data signal, to determine if the phase of the at least one input sample path is a phase having a largest window between logic values; and if it is determined that the phase of the at least one input sample path is not the phase having a largest window between logic values, to enable at least one input sample path comprising a more appropriate phase.Type: ApplicationFiled: May 19, 2008Publication date: February 24, 2011Inventors: Conor O'Keeffe, Kiyoshi Kase, Paul Kelleher
-
Patent number: 7893725Abstract: The disclosure relates to phase detectors. Charge up and charge down signals that are generated by a phase detector cause i) following detection of a first edge of a reference clock signal, switching on of a switching transistor of sink current; ii) following detection of an edge of a feedback clock signal falling within less than 180 degrees from the first edge, switching on of a switching transistor of source current and switching off of the switching transistor of sink current; and iii) following detection of an edge of another reference signal at a point in time about midway between the first edge and a next similar edge of the reference clock signal has past, switching off of the switching transistor of source current while maintaining the switching transistor of sink current switched off.Type: GrantFiled: December 15, 2009Date of Patent: February 22, 2011Assignee: MOSAID Technologies IncorporatedInventor: Huy Tuong Mai
-
Patent number: 7893724Abstract: Circuits and methods for aligning two or more signals including a first and second signal. In one embodiment, a shift register generates two or more shifted copies of the second signal, and each of a plurality of phase detectors receives the first signal and one of the shifted copies of the second signal, each phase detector providing an output indicating whether the first signal is substantially aligned with the shifted copy of the second signal. A multiplexer may also be provided for receiving each of the shifted copies of the second signal, the multiplexer having a plurality of select lines coupled with the output signals of the phase detectors. Some embodiments may include a power saving mode.Type: GrantFiled: November 13, 2007Date of Patent: February 22, 2011Assignee: Cypress Semiconductor CorporationInventors: Nathan Moyal, Jonathon Stiff
-
Patent number: 7889012Abstract: An improved method of cycle slip prevention in a frequency synthesizer is achieved by determining phase error between a divided VCO and reference, determining whether a phase error of a full cycle slip has occurred and in which direction and altering the phase of the VCO divided signal in the amount and direction to reduce the phase error to less than one reference cycle. The result is an improved transfer function of the PFD, proportional to the phase error in the region ?2*pi to 2*pi, and fixed close to maximum when the phase error exceeds the above interval. This invention is achieved with the addition of digital circuitry to monitor and control the PFD and the VCO divider, and does not require additional analog charge pump circuitry.Type: GrantFiled: May 4, 2009Date of Patent: February 15, 2011Assignee: Hittite Microwave CorporationInventor: Tudor Lipan
-
Patent number: 7885361Abstract: An embodiment of the present invention provides a system for detecting a phase-shifted signal at high frequencies in data and clock recovery circuitry. An up-pulse generator, in one embodiment, provides output pulses having a duration exceeding the duration of input pulses upon detection of a phase-shifted signal leading the reference signal. A down-pulse generator provides output pulses having a duration exceeding the duration of input pulses upon detection of a phase-shifted signal lagging the reference signal.Type: GrantFiled: December 19, 2005Date of Patent: February 8, 2011Assignee: Teradyne, Inc.Inventor: Cosmin Iorga
-
Patent number: 7855580Abstract: A phase comparator includes an edge detecting unit to which a reference signal is input and to which a referred signal based on the reference signal is input as a feedback signal. The edge detecting unit detects an edge of the reference signal and an edge of the referred signal. The phase comparator also includes a phase-difference detecting unit that detects a phase difference between the edge of the reference signal and the edge of the referred signal. The phase comparator also includes a phase-difference-signal output unit that outputs a phase-difference signal for current control based on the phase difference. The phase comparator also includes an input-break detecting unit that detects an input break of the reference signal when an edge of the referred signal is again detected after an edge of the referred signal is detected and before an edge of the reference signal is detected.Type: GrantFiled: December 22, 2008Date of Patent: December 21, 2010Assignee: Fujitsu LimitedInventor: Ken Atsumi
-
Patent number: 7847641Abstract: Disclosed are a digital phase-frequency detector and a method of operating a digital phase-frequency detector. The detector includes an input circuit, an output circuit and a reset circuit. In use, the input circuit receives first and second input signals during a plurality of cycles, and during a given one of the cycles, generates a first intermediate signal or a second intermediate signal depending on which of the first and second input signals was received first during that given one of said cycles. The output circuit receives these intermediate signals, and outputs, during said one cycle, a first output signal or a second output signal depending on which one of intermediate signals was received by the output circuit during said one cycle. The reset circuit applies a reset signal to the input circuit under defined conditions to begin a new one of said plurality of cycles.Type: GrantFiled: June 19, 2008Date of Patent: December 7, 2010Assignee: International Business Machines CorporationInventors: Alexander V. Rylyakov, Jose A. Tierno
-
Patent number: 7839179Abstract: Methods and apparatus are disclosed, such as those involving a digital phase detector that includes a phase detection circuit configured to detect which one of two clock signals leads the other. One such phase detector includes a balancer configured to prepare the phase detection circuit for a phase detection. The phase detection circuit of one or more embodiments includes a cross-coupled latch configured to receive the two clock signals and generate a first latch output and a second latch output in response to the two clock signals. The aforementioned balancer is configured to substantially equalize the voltage levels of the first and second latch outputs before the phase detection circuit detects a phase difference between the two clock signals. For example, the balancer might pre-charge the outputs of the phase detection circuit to substantially the same voltage level before phase detection.Type: GrantFiled: June 13, 2007Date of Patent: November 23, 2010Assignee: Micron Technology, Inc.Inventor: Seong-Hoon Lee
-
Patent number: 7839178Abstract: An apparatus and method for detecting a phase difference between an input signal and a reference signal in an all-digital phase locked loop (PLL) are provided. In a preferred embodiment, an N-stage tapped delay line and N-bit parallel latch are used to create a snapshot of the input signal by latching the output of the tapped delay line using the reference signal to clock the latch. An edge detector and encoder circuit translate the latched snapshot into a numerical phase difference value. A difference between this phase difference value and a desired phase difference is calculated and then added to an accumulator. The result in the accumulator is a numerical phase error value that can be fed to a numerically controlled oscillator (NCO). The output of the NCO can, in turn, be fed back into the phase/frequency comparator as the input signal, thus forming a fully-digital PLL.Type: GrantFiled: July 23, 2003Date of Patent: November 23, 2010Assignee: Seagate Technology LLCInventor: Sundeep Chauhan
-
Patent number: 7830190Abstract: The present invention provides a data latch circuit. The data latch circuit includes a first data latch unit, a second data latch unit, a third data latch unit, and a phase selector. The first data latch unit is used for latching a first input data according to a first clock signal and outputting a first output data. The second data latch unit is used for latching the first output data according to a second clock signal and outputting a second output data. The third data latch unit is used for latching the second output data according to a third clock signal and outputting an output data. The phase selector is coupled to the second data latch unit for generating the second clock signal to the second data latch unit according to phase relation between the first clock signal and the third clock signal.Type: GrantFiled: September 26, 2007Date of Patent: November 9, 2010Assignee: Realtek Semiconductor Corp.Inventor: Cheng-Chung Hsu
-
Patent number: 7821301Abstract: A method and circuit for static phase error measurement includes a reference clock delay chain having a selectable number of delay elements. A number of the delay elements are enabled in accordance with a select length signal to delay a reference clock signal. A feedback signal delay chain also has a selectable number of delay elements. A number of the delay elements are enabled in accordance with a select length signal to delay a feedback signal. A latch tests phase alignment between the delayed reference clock signal and the delayed feedback signal and outputs a measurement of static phase error.Type: GrantFiled: January 11, 2006Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventor: Keith Aelwyn Jenkins
-
Publication number: 20100231264Abstract: A clock detector is provided. The clock detector generally comprises a filter, a first branch, a second branch, a latch, and logic. The filter is adapted to receive a clock signal and is coupled to a low threshold inverter in the first branch and a high threshold inverter in the second branch. The latch is adapted to receive the clock signal and is coupled to the first branch, while the logic is coupled to the node between the first branch and the latch, an output of the latch, and the second branch so that it can output a clock detection signal.Type: ApplicationFiled: March 10, 2009Publication date: September 16, 2010Applicant: Texas Instruments IncorporatedInventors: Zhengyu Wang, Milad Alwardi
-
Patent number: 7795925Abstract: A phase difference detector for detecting a phase difference between input clocks which both have a same first frequency, including: a pulse width conversion unit for converting the input clocks into a phase difference signal indicating by a pulse width a phase difference between the input clocks; and a counter unit which samples a level of the phase difference signal using a reference clock having a second frequency which is slower than the first frequency, and counts the number of levels of the phase difference signal using a first weighting according to the sampled level of the phase difference signal. When the count value of the counter unit transits in a predetermined range, the phase difference between the input clocks is detected according to the first weighting.Type: GrantFiled: April 29, 2009Date of Patent: September 14, 2010Assignee: Fujitsu LimitedInventor: Masazumi Marutani
-
Patent number: 7791378Abstract: In one embodiment, a phase detector is provided comprising a first input, a second input, and first circuitry in communication with the first and second inputs, the first circuitry operative to provide an indication of a phase difference between a first signal supplied by the first input and a second signal supplied by the second input, wherein an aberration in one of the first and second signals results in an incorrect indication of phase difference. The phase detector also comprises second circuitry in communication with the first circuitry, the second circuitry operative to provide a correct indication of phase difference despite the aberration in the at least one of the first and second signals. In another embodiment, a differential phase detector is provided.Type: GrantFiled: September 8, 2006Date of Patent: September 7, 2010Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Christopher L. Painter, Yingxuan Li, Qing Yang
-
Patent number: 7769121Abstract: In one embodiment, a phase error signal generated by a phase detector is equalized to compensate for the distortion in the phase error signal due to finite circuit speeds. The equalization may be based on suppressing the low frequency components of the phase error signal. For example, the amplitude of the phase error signal may be reduced when the amplitude of the phase error signal is not changing.Type: GrantFiled: December 22, 2005Date of Patent: August 3, 2010Assignee: Realtek Semiconductor CorporationInventor: Chia-Liang Lin
-
Patent number: 7764088Abstract: A frequency detection circuit and a detection method thereof suitable for a clock data recovery (CDR) circuit are provided. The frequency detection circuit includes a phase detector, a first delayer, a frequency detector, and a logic circuit. The phase detector samples a data signal according to a first clock signal provided by the CDR circuit and provides a phase instruction signal according to the sampling. The first delayer delays the first clock signal to obtain a second clock signal. The frequency detector samples the data signal according to the second clock signal and provides a frequency instruction signal according to the sampling. The logic circuit generates a clock instruction signal according to the phase instruction signal and the frequency instruction signal. The CDR circuit adjusts the frequency of the first clock signal according to the status of the clock instruction signal.Type: GrantFiled: September 24, 2008Date of Patent: July 27, 2010Assignee: Faraday Technology Corp.Inventors: Kuan-Yu Chen, Wen-Ching Hsiung, Cheng-Tao Chang, Chia-Liang Lai
-
Patent number: 7764759Abstract: Linear sample and hold phase detectors are disclosed herein. An example phase detector is coupled to an input data signal and a recovered clock signal and includes a linear phase difference generator circuit and a sample and hold circuit. The linear phase difference generator includes a first input coupled to the input data signal and a second input coupled to the recovered clock signal and outputs a first phase difference signal indicative of the phase difference between the input data signal and the recovered clock signal relative to a rising edge of the input data signal and a second phase difference signal indicative of the phase difference between the input data signal and the recovered clock signal relative to a falling edge of the input data signal.Type: GrantFiled: June 22, 2006Date of Patent: July 27, 2010Assignee: Gennum CorporationInventors: Atul K. Gupta, Wesley C. d'Haene, Rajiv K. Shukla
-
Patent number: 7760030Abstract: The phase detection circuit may allow an operating speed of a semiconductor circuit to be increased irrespective of whether a combinational logic circuit within the semiconductor circuit operates at lower operating speeds. The phase detection circuit may adjust a data rate of an input data signal and selectively enable reference signals and error signals. The phase detection circuit may be included within a clock data recovery circuit.Type: GrantFiled: July 21, 2005Date of Patent: July 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Seung Jeong, Ki-Mio Ueda, Duck Hyun Chang, Hwa-Su Koh, Young-Gyu Kang, Shu-Jiang Wang, Soon-Bok Jang, Nyun-Tae Kim
-
Patent number: 7755402Abstract: Embodiments for positioning rising and/or filling edges of data strobe signals are disclosed. One example embodiment may comprise receiving a data signal, positioning an edge of a first delayed data strobe signal associated with the data signal by a first programmable amount, and positioning an edge of a second delayed data strobe signal associated with the data signal by a second programmable amount, wherein the second delayed data strobe signal is shifted approximately one bit-time in relation to the first delayed data strobe signal.Type: GrantFiled: April 28, 2006Date of Patent: July 13, 2010Assignee: nVidiaInventors: Ting-Sheng Ku, Ashfaq R. Shaikh
-
Patent number: 7755397Abstract: Methods and apparatus are provided for digital phase detection with improved frequency locking. A phase detector is disclosed for evaluating a phase difference between a clock signal and a reference signal. The disclosed phase detector samples the clock signal and the reference signal on positive edges of one or more of the clock signal and the reference signal, samples the clock signal and the reference signal on negative edges of one or more of the clock signal and the reference signal, and generates one or more error signals indicating a phase difference between the clock signal and the reference signal. A clock signal that is phase aligned with a reference signal can be generated by generating an error signal indicating a phase difference between the clock signal and the reference signal and applying the error signal to an oscillator to produce the clock signal.Type: GrantFiled: July 23, 2008Date of Patent: July 13, 2010Assignee: Agere Systems Inc.Inventor: Tony S. El-Kik
-
Patent number: 7750683Abstract: PFD includes UP and DOWN signal modules, and RESET signal module. UP and DOWN signal modules transmit UP and DOWN signals according to reference and fed-back clock signals. RESET module includes UP-RESET and DOWN-RESET signal modules. UP-RESET signal module resets UP signal module according to pre-trigger fed-back signal, UP and DOWN signals. Pre-trigger fed-back signal is generated according to original fed-back clock signal and calculation of logic gates and inverting delay module. DOWN-RESET signal module resets DOWN signal module according to pre-trigger reference signal, UP and DOWN signals. Pre-trigger reference signal is generated according to original reference clock signal and calculation of logic gates and inverting delay module.Type: GrantFiled: October 15, 2008Date of Patent: July 6, 2010Assignee: Etron Technology, Inc.Inventors: Hsien-Sheng Huang, Feng-Chia Chang
-
Patent number: 7728631Abstract: A phase frequency detector comprising a detection circuit and a reset circuit. The phase frequency detector may receive a feedback signal having a predetermined pulse width. The detection circuit may generate a first control signal based on a reference signal, and a second control signal based on the feedback signal. The reset circuit may generate a reset signal used for resetting the detection circuit based on the first control signal, the second control signal, and the feedback signal. The feedback signal may be tied to the generation of the reset signal such that, during a locked state, the pulse width of the second control signal is approximately equal to the pulse width of the feedback signal, which helps reduce the sensitivity of the circuit to nonlinearities.Type: GrantFiled: May 15, 2008Date of Patent: June 1, 2010Assignee: Atheros Communications, Inc.Inventor: Lalitkumar Nathawad
-
Publication number: 20100123482Abstract: Phase detector circuitry for a phase-locked loop frequency synthesizer, the phase detector circuitry comprising a reference input configured to receive a reference signal; a feedback input configured to receive a divided signal from divider circuitry in a feedback path of the phase-locked loop; and pulse generation circuitry configured to generate control pulses for controlling a charge pump in the phase-locked loop in accordance with a frequency and phase relationship between the reference signal and the divided signal; wherein the divided signal comprises a pulse having a length shorter than a half period of the divided signal, and wherein the pulse generation circuitry is configured to generate the control pulses by masking the reference signal using the pulse of the divided signal as a mask, so as to define the edges of the control pulses from the edges of the divided signal and an edge of the reference signal.Type: ApplicationFiled: December 30, 2008Publication date: May 20, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Walter Marton, Robert Braun
-
Patent number: 7692501Abstract: A stream of data may flow over a fiber or other medium without any accompanying clock signal. The receiving device may then be required to process this data synchronously. Embodiments describe clock and data recovery (CDR) circuits which may sample a data signal at a plurality of sampling points to partition a clock cycle into four phase regions P1, P2, P3, and P4 which may be represented on a phase plane being divided into four quadrants. A relative phase between a data signal transition edge and a clock phase may be represented by a phasor on the phase plane. The clock phase and frequency may be adjusted by determining the instantaneous location of the phasor and the direction of phasor rotation in the phase plane.Type: GrantFiled: September 14, 2007Date of Patent: April 6, 2010Inventors: Yu-Li Hsueh, Miaobin Gao, Chien-Chang Liu
-
Patent number: 7675328Abstract: A feedback circuit includes a third variable delay device that controls the amount of phase delay of a first clock; a third logic gate that detects a phase difference between the first clock delayed by the third variable delay device and the first clock, and outputs a third signal of a pulse width corresponding to the phase difference detected; and a LPF that outputs, as a control signal Vcontrol, the integral of the pulse width of the third signal. The control signal Vcontrol, indicative of a delay amount, is fed back the third variable delay device and input to a first variable delay device and a second variable delay device of a phase-difference detection unit.Type: GrantFiled: January 27, 2009Date of Patent: March 9, 2010Assignee: Fujitsu LimitedInventor: Tszshing Cheung