With Delay Means Patents (Class 327/161)
-
Patent number: 8305121Abstract: A programmable memory interface circuit includes a programmable DLL delay chain, a phase offset control circuit and a programmable DQS delay chain. The DLL delay chain uses a set of serially connected delay cells, a programmable switch, a phase detector and a digital counter to generate a coarse phase shift control setting. The coarse phase shift control setting is then used to pre-compute a static residual phase shift control setting or generate a dynamic residual phase shift control setting, one of which is chosen by the phase offset control circuit to be added to or subtracted from the coarse phase shift control setting to generate a fine phase shift control setting. The coarse and fine phase shift control settings work in concert to generate a phase-delayed DQS signal that is center-aligned to its associated DQ signals.Type: GrantFiled: June 24, 2011Date of Patent: November 6, 2012Assignee: Altera CorporationInventors: Joseph Huang, Chiakang Sung, Philip Pan, Yan Chong, Andy L. Lee, Brian D. Johnson
-
Patent number: 8299830Abstract: A semiconductor device having a nonvolatile variable resistor, includes: a resistance value conversion circuit unit configured to convert a resistance value of the nonvolatile variable resistor into a potential or a current and which outputs the converted potential or current; a comparison circuit unit configured to compare the output from the resistance value conversion circuit unit and a potential or current at a node of a portion within the semiconductor device; and a resistance value changing circuit unit configured to change the resistance value of the nonvolatile variable resistor based on the comparison results from the comparison circuit unit.Type: GrantFiled: January 18, 2008Date of Patent: October 30, 2012Assignee: NEC CorporationInventors: Tadahiko Sugibayashi, Noboru Sakimura
-
Patent number: 8299827Abstract: A frequency divider includes a least significant (LS) stage, multiple cascaded divider stages, and an output stage. The LS stage receives an input signal, a program bit and a first mode signal, and generates a first frequency-divided signal and an output mode signal. Each of the plurality of divider stages divides the frequency of an output of an immediately previous stage by a value specified by a corresponding program bit and a corresponding mode signal. A first divider stage in the plurality of divider stages is coupled to receive the first frequency-divided signal and to generate the first mode signal. The output stage receives the output mode signal and a control signal, and generates an output signal by dividing a frequency of the output mode signal by two if the control signal is at one logic level. The output stage forwards the output mode signal without division otherwise.Type: GrantFiled: March 20, 2012Date of Patent: October 30, 2012Assignee: Texas Instruments IncorporatedInventors: Karthik Subburaj, Dhanya Kuyilath
-
Publication number: 20120269015Abstract: Command paths, apparatuses, memories, and methods for providing an internal command to a data path are disclosed. In an example method, a command is received and propagated through a command path to provide an internal command. Further included in the method is determining a difference between a latency value and a path delay difference, the path delay difference representing a modeled path delay difference between the command path and the data path measured in terms of a number of clock periods. The propagation of the command through the command path to the data path is delayed by a delay based at least in part on the difference between the latency value and the path delay difference. The internal command is provided to the data path responsive to an internal clock signal.Type: ApplicationFiled: April 25, 2011Publication date: October 25, 2012Applicant: Micron Technology, Inc.Inventor: Venkatraghavan Bringivijayaraghavan
-
Publication number: 20120269017Abstract: A delay circuit includes a delay unit configured to generate a delayed transfer signal by delaying a transfer signal corresponding to a first signal or a second signal, a distinguishment signal generation unit configured to generate a distinguishment signal which represents to what signal the transfer signal correspond between the first signal and the second signal and a delayed signal generation unit configured to output the delayed transfer signal as a first delayed signal or a second delayed signal in response to the distinguishment signal.Type: ApplicationFiled: November 22, 2011Publication date: October 25, 2012Inventor: Jeong-Tae HWANG
-
Publication number: 20120262210Abstract: A delay circuit includes a delay unit configured to delay a reference input signal and generate a reference output signal and a storage unit configured to store a plurality of input signals in response to the reference input signal and output the stored signals in response to the reference output signal.Type: ApplicationFiled: December 20, 2011Publication date: October 18, 2012Inventor: Tae-Kyun KIM
-
Publication number: 20120262209Abstract: An embodiment is an integrated circuit. The integrated circuit comprises a clock generator and data transmission lines. The clock generator generates clock signals. At least some of the clock signals have a phase difference from an input clock signal input into the clock generator, and at least some of the clock signals have a different phase difference with respect to at least another of the clock signals. Each of the data transmission lines is triggered at least in part by at least one of the clock signals.Type: ApplicationFiled: April 18, 2011Publication date: October 18, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yung-Chow Peng, Min-Shueh Yuan, Chih-Hsien Chang
-
Patent number: 8286022Abstract: A differential serial communication receiver circuit automatically compensates for intrapair skew between received differential signals on a serial differential communication link, with deterministic skew adjustment set during a receiver training period. Intrapair skew refers to the skew within a pair of differential signals, and is hence interchangeable with the term differential skew in the context of this document. During the receiver training period, a training data pattern is received, such as alternating ones and zeros (e.g., a D10.2 pattern as is known in the art), rather than an actual data payload. The differential serial communication receiver circuit includes a differential skew compensation circuit to compensate for intrapair skew.Type: GrantFiled: January 12, 2009Date of Patent: October 9, 2012Assignee: ATI Technologies ULCInventors: Richard Fung, Ramesh Senthinathan, Nancy Chan
-
Patent number: 8283955Abstract: The present invention relates to a double data rate interface and method for use between a processor and random access memory, comprising a delay line including means for creating a delay in a data strobe signal from the random access memory, the delay line being arranged such that the delay in the data strobe signal is equal to the sum of set-up time and data bus rise time. The interface of includes the delay line comprising the delay locked loop which in turn comprises a ring oscillator. The ring oscillator includes a buffer and a Vernier delay.Type: GrantFiled: October 29, 2010Date of Patent: October 9, 2012Assignee: NXP B.V.Inventor: William Redman-White
-
Publication number: 20120249201Abstract: A clock signal generation circuit includes a clock delay control signal generation unit and a doubler clock generation unit. The clock delay control signal generation unit divides a clock signal to generate a divided clock signal, generates a plurality of periodic signals for a half period of the divided clock signal, and generates clock delay control signals from the plurality of periodic signals. The doubler clock generation unit delays the clock signal in response to the clock delay control signals to generate a delayed clock signal, and generates an output clock signal in response to the clock signal and the delayed clock signal.Type: ApplicationFiled: July 8, 2011Publication date: October 4, 2012Applicant: Hynix Semiconductor Inc.Inventor: Nam Pyo HONG
-
Patent number: 8278986Abstract: An embodiment is proposed for trimming a programmable delay line in an integrated device, which delay line is adapted to delay an input signal being synchronous with a synchronization signal of the integrated device—by a total delay. An embodiment of a corresponding method includes the steps of: preliminary programming the delay line to provide a selected nominal value of the total delay equal to a period of the timing signal, and trimming the delay line to vary an actual value of the total delay until the actual value of the total delay matches the period of the synchronization signal.Type: GrantFiled: December 23, 2010Date of Patent: October 2, 2012Assignee: STMicroelectronics S.r.l.Inventors: Luca Bettini, Guido De Sandre
-
Patent number: 8269533Abstract: Apparatus, systems and methods are provided for digital phase-locked loops. A digital phase-locked loop comprises an oscillator module configured to generate an output signal and a phase detection module coupled to the oscillator module. The phase detection module is configured to signal the oscillator module to adjust a frequency of the output signal by a first amount when a phase difference between a reference signal and the output signal is less than a threshold amount, and signal the oscillator module to adjust the frequency by a greater amount when the phase difference is greater than the threshold amount.Type: GrantFiled: September 3, 2010Date of Patent: September 18, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Sanjeev Maheshwari, Emerson Fang
-
Patent number: 8269537Abstract: A data I/O interface for an integrated circuit device includes a noise detector receiving a power supply voltage, detecting a power supply voltage noise component, and providing a clock delay control signal in response to detected power supply voltage noise component. The data I/O interface also includes a clock delay circuit providing a delayed clock signal in response to the clock delay control signal, and a data transfer circuit powered by the power supply voltage and providing output data synchronously with the delayed clock signal.Type: GrantFiled: April 6, 2010Date of Patent: September 18, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Jun Bae, Kwang II Park, Young-Sik Kim, Sang Hyup Kwak
-
Patent number: 8269538Abstract: Through the use of a multi-step sweep, the present invention is capable of increasing the speed and improving the error resistance of a signal alignment. In a specific embodiment of the invention, a method for the signal alignment of a target signal and an adjustable signal is disclosed. The target signal is sampled using three or more phase shifted versions of the adjustable signal to obtain a group of target signal state values. Next, through reference to the group of target signal state values it is determined that an edge of the target signal lies between a first phase shifted version and a second consecutive phase shifted version. In response, the first phase shifted version is selected as the starting point for a second sweep. During the second sweep, the phase of the first phase shifted version is sequentially adjusted in relatively small incremental steps to minimize the phase difference relative to the target signal.Type: GrantFiled: April 27, 2010Date of Patent: September 18, 2012Assignee: MoSys, Inc.Inventor: Mahmudul Hassan
-
Publication number: 20120229186Abstract: Provided is a memory interface circuit connected to a memory device that outputs a first data signal, and including: a first delay unit delaying a first strobe signal outputted from the memory device by a first delay amount to generate a first delayed strobe signal; a first data latch unit latching the first data signal as a first latched data signal in synchronization with the first delayed strobe signal; a first range calculating unit calculating a first delay range width that is a width of a range of values of the first delay amount which allow the first data latch unit to correctly latch the first data signal as the first latched data signal; and a drive capability setting unit adjusting the drive capability of the memory device so as to widen the first delay range width.Type: ApplicationFiled: May 17, 2012Publication date: September 13, 2012Applicant: PANASONIC CORPORATIONInventor: Takahide BABA
-
Patent number: 8264262Abstract: A delay-locked loop (DDL) circuit and a semiconductor device including the same are provided. The DDL circuit includes: a control voltage generator for generating a control voltage corresponding to a delay difference between an input clock and a plurality of comparison clocks by comparing the input clock with the plurality of comparison clocks that are sequentially generated and have different delays; a pulse width adjuster for adjusting a pulse width of the input clock according to a delay difference between the input clock and an arbitrary comparison clock of the comparison clocks and for generating a pulse-width-adjusted input clock as an adjusted input clock; and a delay unit for delaying the adjusted input clock in response to the control voltage and for outputting the delayed adjusted input clock as the comparison clocks and output clocks.Type: GrantFiled: November 19, 2010Date of Patent: September 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Chang-ho An
-
Publication number: 20120224448Abstract: A gater repeater circuit is disclosed. In one embodiment, the circuit includes an activation circuit coupled to receive an input signal and a clock signal and configured to activate an output circuit. The output circuit is configured to drive an output signal. The output circuit includes first and second devices configured to drive the output signal to first and second states, respectively. A feedback circuit is configured to provide a delayed version of the output signal. A deactivation circuit is coupled to receive the clock signal and the delayed version of the output signal, and is configured to, when the clock signal is in the first state, cause the deactivation of an active one of the first and second devices. When the clock is in the second state, the circuit is configured to cause the second device to drive the output signal to the second state.Type: ApplicationFiled: March 4, 2011Publication date: September 6, 2012Inventor: Robert P. Masleid
-
Patent number: 8258883Abstract: A system and method for characterizing process variations are provided. A circuit comprises a plurality of inverters arranged in a sequential loop, and a plurality of transmission gates, with each transmission gate coupled between a pair of serially arranged inverters. Each transmission gate comprises a first field effect transistor (FET) having a first channel, and a second FET having a second channel. The first channel and the second channel are coupled in parallel and a gate terminal of the first FET and a gate terminal of the second FET are coupled to a first control signal and a second control signal, respectively.Type: GrantFiled: November 12, 2009Date of Patent: September 4, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Wei Chen, Chi-Wei Hu, Wei-Pin Changchien, Chin-Chou Liu
-
Patent number: 8258839Abstract: A fractional divider has been provided that allows for division ratios of 1:1 to 1:2N-1 with fine fractional resolution. To accomplish this, a phase blender (which is under the control of a state machine) is used to “blend” or interpolate consecutive phases of a clock signal from a delay locked loop to achieve a low deterministic jitter, while a sigma delta modulator can also be used to maintain low deterministic jitter while achieving the desired frequency resolution.Type: GrantFiled: October 15, 2010Date of Patent: September 4, 2012Assignee: Texas Instruments IncorporatedInventor: Mustafa U. Erdogan
-
Publication number: 20120218016Abstract: A semiconductor integrated circuit device, includes a plurality of delay paths which are connected in parallel between synchronous operation circuits operating in synchronism with a clock signal and which enable transmission of a signal, a delay detection unit that detects respective delay times in the plurality of delay paths, and a control unit that selects one delay path from the plurality of delay paths based on a detection result of the delay detection unit, and controls blocking of signal transmission in the delay paths other than the selected one delay path. The control unit selects, as one delay path, a delay path whose delay time is a middle value among the plurality of delay paths.Type: ApplicationFiled: May 2, 2012Publication date: August 30, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Masahiro Nomura
-
Patent number: 8253457Abstract: A delay locked loop (DLL) with delay programmability includes a pair of delay blocks, each containing multiple delay elements, but configurable to connect a desired subset of the delay elements between input and output nodes of the respective delay blocks. The subsets of the delay elements in the two delay blocks are connected in series. The ratio of the number of delay elements programmed to form each of the two subsets determines a delay provided as an output by the DLL. In operation, a phase discriminator and a loop filter in combination with the programmed subsets in the delay blocks, operate to generate an analog error signal to compensate for process, temperature and voltage (PTV) variations in the delay provided as an output by the DLL.Type: GrantFiled: November 15, 2010Date of Patent: August 28, 2012Assignee: Texas Instruments IncorporatedInventor: Nagalinga Swamy Basayya Aremallapur
-
Patent number: 8253451Abstract: A clock data recovery module and a method of operation thereof are described. In an embodiment, a data stream is received. Transitions in the data stream are detected to provide phase signaling for indicating phase relationships to the transitions detected. A lock detector receives the phase signaling. The lock detector accumulates phase information from the phase signaling and temporarily stores an accumulated total of the phase information representative of a code change, and the lock detector determines whether the code change is within a set range over a time period and resets the accumulated total at a conclusion of the time period.Type: GrantFiled: June 16, 2010Date of Patent: August 28, 2012Assignee: Xilinx, Inc.Inventors: Cheng Hsiang Hsieh, Mengchi Liu, Yu Xu
-
Publication number: 20120212269Abstract: A single inversion pulse flop includes a critical evaluation path with a single inverter and a storage feedback loop arranged in parallel with the critical evaluation path. The single inversion pulse flop incurs a single inversion delay and does not require an output buffer.Type: ApplicationFiled: February 18, 2011Publication date: August 23, 2012Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: Robert P. MASLEID, Anand DIXIT
-
Patent number: 8248122Abstract: According to one embodiment, a PLL circuit generates a first signal of 1/m times from a reference clock and a second signal of 1/n times from an output of an oscillator, obtains a quantized phase difference corresponding to a shift amount between the both signals, integrates the phase difference, predicts a control value for the oscillator based on the integrated value, converts the predicted control value into an analog value. Sequential integration is performed for the phase difference until the polarity of the phase difference is reversed from negative to positive and then from positive to negative again, or until the polarity is reversed from positive to negative and then from negative to positive again, a predictive weight value is generated by multiplying the integrated value by a predictive coefficient value of optional ratio, and the control value is obtained by adding the predictive weight value to the integrated value.Type: GrantFiled: September 15, 2010Date of Patent: August 21, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Taro Shibagaki, Satoru Nunokawa, Masaki Kato
-
Patent number: 8248127Abstract: A Digital Phase-Locked Loop (DPLL) has a digitally-controlled oscillator (DCO) that generates an output clock frequency determined by a digital input with most-significant-bits (MSB's) and a least-significant-bit (LSB). The LSB is generated by a Pulse-Width-Modulation (PWM) controller clocked by a control clock that is the output clock divided by C. A reference clock is compared to a feedback clock that is the output clock divided by M. The PWM controller generates M/C LSB's for each reference clock period and loads them in parallel to a parallel-to-serial shift register that serially delivers the LSBs. The pulse width is determined by a fine digital loop filter that filters phase comparison results using a fine time resolution. A coarse digital loop filter generates the MSB's from phase comparison results using a coarse time resolution. LSB waveforms are dithered by randomly selecting high-going or low-going pulses and randomly adjusting pulse widths.Type: GrantFiled: August 5, 2010Date of Patent: August 21, 2012Assignee: Hong Kong Applied Science and Technology Research Institute Co., Ltd.Inventors: Chi Fat Chan, Chien-Wei Lin, Gordon Chung
-
Patent number: 8248118Abstract: A frequency divider includes a least significant (LS) stage, multiple cascaded divider stages, and an output stage. The LS stage receives an input signal, a program bit and a first mode signal, and generates a first frequency-divided signal and an output mode signal. Each of the plurality of divider stages divides the frequency of an output of an immediately previous stage by a value specified by a corresponding program bit and a corresponding mode signal. A first divider stage in the plurality of divider stages is coupled to receive the first frequency-divided signal and to generate the first mode signal. The output stage receives the output mode signal and a control signal, and generates an output signal by dividing a frequency of the output mode signal by two if the control signal is at one logic level. The output stage forwards the output mode signal without division otherwise.Type: GrantFiled: August 9, 2010Date of Patent: August 21, 2012Assignee: Texas Instruments IncorporatedInventors: Karthik Subburaj, Dhanya K
-
Patent number: 8242824Abstract: A signal delay apparatus, including: a period digitalization circuit, for digitalizing a period of a reference clock signal to generate a digitalized reference period; a delay control signal generator, for generating a delay control signal according to the digitalized reference period, a reference frequency and a required delay indicating signal; and a delay circuit, for delaying an input signal to generate an output signal according to the required delay control signal.Type: GrantFiled: January 28, 2011Date of Patent: August 14, 2012Assignee: Faraday Technology Corp.Inventors: Yen-Yin Huang, Chih-Hsien Lin, Chauo-Min Chen, Ming-Shih Yu
-
Patent number: 8243555Abstract: Implementations are presented herein that include a time delay path.Type: GrantFiled: August 7, 2008Date of Patent: August 14, 2012Assignee: Infineon Technologies AGInventors: Stephan Henzler, Siegmar Koeppe
-
Patent number: 8242823Abstract: A delay chain initialization circuit that converts a singled-sided signal to a dual sided-signal. The dual-sided delay chain including a data rail and a complement rail. Each of the data rail and data complement rail include inverter chains that are interconnected through cross-coupled inverter pairs. The delay chain initialization circuit being adapted to produce, at an output, a data signal and a data complement signal that are substantially simultaneous.Type: GrantFiled: April 27, 2009Date of Patent: August 14, 2012Assignee: Oracle America, Inc.Inventors: Hanh-Phuc Le, Robert P. Masleid
-
Publication number: 20120200330Abstract: A semiconductor integrated circuit includes a delay circuit connected between a source of data bits and a data input terminal of a latch circuit. The delay circuit includes a first delay section formed by connecting logic devices in series corresponding to a number of logic devices included in a clock signal path between a clock signal source and the latch circuit data input. The delay circuit also includes a second delay section having a delay time equal to an interconnect delay time corresponding to a wiring length of the clock signal path.Type: ApplicationFiled: January 31, 2012Publication date: August 9, 2012Applicant: LAPIS SEMICONDUCTOR CO., LTD.Inventor: MASAKUNI KAWAGOE
-
Patent number: 8237479Abstract: A delay line calibration mechanism includes a first delay line, a second delay line, a phase detector, and a controller. The first delay line receives a first pulse and a first delay selection signal, and delays the first pulse for a first delay period according to the first delay selection signal to output a first delayed pulse. The second delay line receives a second pulse and a second delay selection signal, and delays the second pulse for a second delay period according to the second delay selection signal to output a second delayed pulse. The phase detector generates a phase difference signal indicating the phase difference between the first delayed pulse and the second delayed pulse by comparing the first delayed pulse and the second delayed pulse. The controller generates the second delay selection signal, and generates the first delay selection signal according to the phase difference signal.Type: GrantFiled: December 29, 2010Date of Patent: August 7, 2012Assignee: Mediatek Inc.Inventors: Hong-Sing Kao, Meng-Ta Yang, Tse-Hsiang Hsu
-
Publication number: 20120194241Abstract: A synchronization circuit includes a first delay unit configured to delay an input signal by a delay time corresponding to first initial delay information and generate a pre-delayed signal; a second delay unit configured to delay the pre-delayed signal by a delay time corresponding to second initial delay information and generate a delayed signal; and an initial delay monitoring circuit configured to generate the first initial delay information and the second initial delay information in response to internal delayed signals of the first delay unit and the input signal.Type: ApplicationFiled: August 27, 2011Publication date: August 2, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Dong Suk SHIN
-
Publication number: 20120194242Abstract: A signal delay apparatus, including: a period digitalization circuit, for digitalizing a period of a reference clock signal to generate a digitalized reference period; a delay control signal generator, for generating a delay control signal according to the digitalized reference period, a reference frequency and a required delay indicating signal; and a delay circuit, for delaying an input signal to generate an output signal according to the required delay control signal.Type: ApplicationFiled: January 28, 2011Publication date: August 2, 2012Inventors: Yen-Yin Huang, Chih-Hsien Lin, Chauo-Min Chen, Ming-Shih Yu
-
Publication number: 20120194243Abstract: A semiconductor apparatus includes a signal transmission block and signal reception blocks. The signal transmission block is disposed in a first chip and configured to transmit fuse information in synchronization with transmission control signals. The signal reception blocks are respectively disposed in the first chip and a second chip and configured to receive the fuse information in synchronization with reception control signals.Type: ApplicationFiled: June 24, 2011Publication date: August 2, 2012Applicant: Hynix Semiconductor Inc.Inventors: Min Seok CHOI, Jong Chern LEE
-
Patent number: 8229049Abstract: In one embodiment, a monitor circuit is disclosed. For example, the monitor circuit includes a first delay line circuit having a plurality of delay taps for receiving data from a data channel, and a second delay line circuit having a plurality of points for sampling the data received from the first delay line circuit, where the plurality of points comprises an input point, a middle point and an output point. The monitor circuit further includes a voltage control circuit for providing a control voltage to the second delay line circuit, and a data compare circuit for comparing a data value of the input point and a data value of the middle point to produce a first out-of-bounds signal, and for comparing the data value of the middle point and a data value of the output point to produce a second out-of-bounds signal.Type: GrantFiled: January 23, 2009Date of Patent: July 24, 2012Assignee: Xilinx, Inc.Inventor: John D. Logue
-
Publication number: 20120182026Abstract: There is provided a clock generating apparatus for generating a recovered clock by recovering a clock from an edge of a received signal, including a recovered clock generating section that generates the recovered clock, a multi-strobe generating section that generates a plurality of strobes with different phases, in accordance with a pulse of the recovered clock, a detecting section that detects a position of an edge of the received signal relative to the strobes, by referring to values of the received signal obtained at respective timings of the strobes, and an adjusting section that adjusts a phase of the recovered clock, in accordance with the position of the edge of the received signal.Type: ApplicationFiled: July 13, 2011Publication date: July 19, 2012Applicant: ADVANTEST CORPORATIONInventor: Nobuei WASHIZU
-
Patent number: 8222941Abstract: A phase selector including a plurality of buffers, a multiplexer, a first inverter, and a selecting circuit is provided. Each of the buffers provides a clock signal, and the clock signals have different phases. The multiplexer selectively outputs one of the clock signals as a switch signal according to a first control signal, wherein the first control signal is first portion of bits of a selecting signal. The input terminal of the first inverter receives a second control signal, wherein the second control signal is second portion of bits of the selecting signal, and the output terminal of the first inverter outputs an inverted signal. The selecting circuit transmits the second control signal of the selecting signal or the inverted signal to the output terminal of the phase selector according to the logic state of the switch signal.Type: GrantFiled: April 14, 2010Date of Patent: July 17, 2012Assignee: Himax Technologies LimitedInventors: Wen-Teng Fan, Chan-Fei Lin, Shih-Chun Lin
-
Patent number: 8222931Abstract: A semiconductor device includes a plurality of synchronization clock generators configured to generate a plurality of synchronization clock signals by mixing phases of first and second source clock signals having an identical frequency, a first clock transmission path configured to sequentially apply the first source clock signal to the plurality of synchronization clock generators by transferring the first source clock signal in a forward direction, a second clock transmission path configured to sequentially apply the second source clock signal to the plurality of synchronization clock generators by transferring the second source clock signal in a backward direction, and a plurality of data output units configured to synchronize a plurality of data with the plurality of synchronization clock signals and outputting the synchronized plurality of data.Type: GrantFiled: October 7, 2011Date of Patent: July 17, 2012Assignee: Hynix Semiconductor Inc.Inventor: Tae-Kyun Kim
-
Patent number: 8217694Abstract: Clock synchronization and skew adjustment circuits that utilize differing unit delay elements in their delay lines in either a graduated or a stepped unit time delay arrangement are for synchronizing with a clock signal. These graduated or a stepped unit time delays allow reduction in the number of the fine unit delay elements of the delay lines by placing a fine delay element granularity at the most critical timings to sense and adjust for the portion of the clock signal time period that are high speed or critical.Type: GrantFiled: October 11, 2010Date of Patent: July 10, 2012Assignee: Micron Technology, Inc.Inventors: Tyler Gomm, Gary Johnson
-
Patent number: 8218708Abstract: A phase splitter uses digital delay locked loop (DLL) to receive complementary input clock signals to generate a plurality of output signals having different phase shifts. When the DLL is locked, the delay resolution of the phase splitter is equal to two delay stages of the DLL.Type: GrantFiled: January 10, 2011Date of Patent: July 10, 2012Assignee: Round Rock Research, LLCInventors: Feng Lin, R. Jacob Baker
-
Patent number: 8213561Abstract: A delay locked loop operates over a wide range of frequencies and has high accuracy, small silicon area usage, low power consumption and a short lock time. The DLL combines an analog domain and a digital domain. The digital domain is responsible for initial lock and operational point stability and is frozen after the lock is reached. The analog domain is responsible for normal operation after lock is reached and provides high accuracy using smaller silicon area and low power.Type: GrantFiled: July 19, 2011Date of Patent: July 3, 2012Assignee: Mosaid Technologies IncorporatedInventors: Peter Vlasenko, Dieter Haerle
-
Publication number: 20120163146Abstract: A method and apparatus for writing data to an optical storage medium are disclosed. A write signal indicating power levels of a laser diode is generated by encoding and decoding codewords. The codewords are generated and decoded according to a specific requirement proposed by the present invention. By doing so, toggling (i.e. state changing) times occurring in channels transferring the codewords can be significantly reduced to avoid the problems of pulse distortion and disappearance in high frequency transmission. Alternatively, toggles appearing in the respective channels can be spread to avoid interference between the channels. Further, a phase adjustment device for adjusting a phase of each codeword is disclosed.Type: ApplicationFiled: March 2, 2012Publication date: June 28, 2012Applicant: MEDIATEK INC.Inventors: Hsiang-ji Hsieh, You-wen Chang, Shy-junn Hsiao
-
Publication number: 20120161800Abstract: Provided is a measurement circuit that measures a signal under measurement input thereto, comprising a level comparing section that outputs a logic value according to a comparison result between a signal level of the signal under measurement and a set threshold level; a logic comparing section that acquires the logic value output by the level comparing section at a comparison timing input thereto; and a timing adjusting section that adjusts relative phases of a signal output by the level comparing section and the comparison timing, based on the expected value pattern of the signal under measurement and the threshold level.Type: ApplicationFiled: June 22, 2011Publication date: June 28, 2012Applicant: ADVANTEST CORPORATIONInventors: Masahiro ISHIDA, Kiyotaka ICHIYAMA
-
Patent number: 8207764Abstract: An apparatus for clock/voltage scaling includes a device power manager arranged to supply a scalable frequency clock to an interface; a delay-locked loop, supplied by a constant fixed frequency clock and a constant voltage, arranged to generate a unique code depending on process, voltage, and/or temperature; and controlled delay line elements coupled to the delay-locked loop, arranged to generate an appropriate delayed data strobe based on the unique code. A method for a digital phase lock loop high speed bypass mode includes providing a first digital phase lock loop in a first high speed clock domain; providing a second digital phase lock loop in a second clock domain; controlling an output of a first glitchless multiplexer according to preselected settings using a device power manager synchronized locally; and controlling an output of a second glitchless multiplexer using a control logic element of the second digital phase lock loop.Type: GrantFiled: October 28, 2009Date of Patent: June 26, 2012Assignee: Texas Instruments IncorporatedInventors: Gilles Dubost, Franck Dahan, Hugh Thomas Mair, Sylvain Dubois
-
Patent number: 8208595Abstract: An apparatus that reduces sampling errors for data communicated between devices uses phase information acquired from a timing reference signal such as a strobe signal to align a data-sampling signal for sampling a data signal that was sent along with the timing reference signal. The data-sampling signal may be provided by adjustably delaying a clock signal according to the phase information acquired from the strobe signal. The data-sampling signal may also have an improved waveform compared to the timing reference signal, including a fifty percent duty cycle and sharp transitions. The phase information acquired from the timing reference signal may also be used for other purposes, such as aligning received data with a local clock domain, or transmitting data so that it arrives at a remote device in synchronism with a reference clock signal at the remote device.Type: GrantFiled: June 27, 2011Date of Patent: June 26, 2012Assignee: Rambus Inc.Inventors: Scott C. Best, Richard E. Warmke, David B. Roberts, Frank Lambrecht
-
Publication number: 20120146694Abstract: A device for compensating a delay ? suffered by a first periodic signal ref(t) during propagation between a first and second end of a first transmission connection, comprising at least: first means able to generate a second signal ref(t+?) corresponding to the first signal ref(t) the phase of which is advanced by a time equal to the delay ?, second means able to generate, from a third signal ref(t??) obtained at the second end of the first transmission connection and corresponding to the first signal ref(t) the phase of which is delayed by the delay ?, and from the second signal ref(t+?), a fourth signal in phase with the first signal ref(t).Type: ApplicationFiled: December 9, 2011Publication date: June 14, 2012Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Anton KORNIIENKO, Eric Colinet
-
Publication number: 20120126869Abstract: Apparatus and methods disclosed herein operate to compensate for skew between inverse phases (e.g., differential phases) of an analog signal appearing at the inputs of an analog signal capture circuit such as a track-and-hold or sample-and-hold circuit associated with an ADC or similar device. Each of two capture clocks is used to capture one of the inverse phases. One or more delay circuits are configured to create a differential delay between clock transitions associated with the two capture clocks. The differential delay is proportional to the input skew between the inverse phases. The phases are consequently sampled at substantially identical points on a phase domain axis. Embodiments operate to create phase sampling synchronicity and to thereby decrease the amplitude of a common-mode signal component that results from the skew. Increased linearity and decreased distortion may result.Type: ApplicationFiled: November 18, 2010Publication date: May 24, 2012Inventors: ROBERT FLOYD PAYNE, Philip M. Pratt, William David Smith
-
Patent number: 8183899Abstract: There is a need to ensure operation performance of a circuit region under DVFS control at low costs and highly precisely while a power-supply voltage change is made to the region. A first circuit (FVA) uses a first power-supply voltage (VDDA) for operation. A second circuit (NFVA) uses a second power-supply voltage (VDDB) for operation. A clock delay may be adjusted between paths for transmitting a clock to these circuits. When VDDA equals VDDB, a clock is distributed to FVA through a path that does not contain a delay device for phase adjustment. When the power-supply voltage for the FVA region is reduced, a clock is distributed to the FVA region based on a phase equivalent to one or two cycles of the clock displaced. Synchronization control is provided to synchronize clocks (CKAF and CKBF) and ensures operation so that a phase of two clocks to be compared fits in a range of design values while the power-supply voltage for the first circuit is changed.Type: GrantFiled: November 10, 2009Date of Patent: May 22, 2012Assignee: Renesas Electronics CorporationInventors: Yusuke Kanno, Makoto Saen, Shigenobu Komatsu, Masafumi Onouchi
-
Publication number: 20120119805Abstract: An integrated circuit device includes first circuitry including first logic devices and a clock tree for distributing a clock signal to the first logic devices and second circuitry including second logic devices and a clock gater operable to receive the clock signal and distribute the clock signal to the second logic devices. The clock gater comprises a programmable delay circuit.Type: ApplicationFiled: November 17, 2010Publication date: May 17, 2012Inventors: Deepesh John, Sundararajan Rangarajan
-
Patent number: RE43775Abstract: A register controlled delay locked loop (DLL), including: a coarse delay line for generating a delayed input clock signal by delaying an external clock signal; a fine delay line unit for receiving the delayed input clock signal in order to generate a first fine delayed clock signal and a second fine delayed clock signal; a phase detector for comparing phases of the external clock signal and a feed-backed clock signal in order to generate a phase detection signal based on the comparison result; a phase mixer for generating a mixed clock signal by mixing phases of the first fine delayed clock signal and the second fine delayed clock signal based on a weight value; and a mixer controller for generating the weight value based on the phase detection signal.Type: GrantFiled: August 4, 2008Date of Patent: October 30, 2012Assignee: Hynix Semiconductor Inc.Inventors: Jong-Tae Kwak, Hyum-Woo Lee