With Delay Means Patents (Class 327/161)
-
Publication number: 20110102037Abstract: A reset circuit and a delay circuit are provided. The delay circuit includes a first resistor module, a second resistor module, a switch module and a capacitor module. First terminals of the first and the second resistor modules are coupled respectively to a first voltage and a second voltage. The switch module have a control terminal served as a input terminal of the delay circuit, a first terminal served as a output terminal of the delay circuit, a second terminal coupled to a second terminal of the first resistor module, and a third terminal coupled to a second terminal of the second resistor module. In the delay circuit, the first terminal selectively connected to the second terminal or the third terminal in accordance with the control terminal. The capacitor module couples between the first terminal of the switch module and the second voltage.Type: ApplicationFiled: October 30, 2009Publication date: May 5, 2011Applicant: HIMAX TECHNOLOGIES LIMITEDInventors: Zen-Wen Cheng, Kai-Lan Chuang, Ching-Chung Lee
-
Publication number: 20110095797Abstract: A semiconductor device includes a clock delay section configured to receive an external clock signal, reflect different delay amounts on the external clock signal, and generate a plurality of synchronization clock signals, a clock synchronization section configured to synchronize a clock enable signal with each of the plurality of synchronization clock signals in an order beginning with a synchronization clock signal, on which a largest delay amount is reflected, to a synchronization clock signal, on which a smallest delay amount is reflected, and to generate a synchronized clock enable signal, and an internal clock generation section configured to generate an internal clock signal corresponding to the external clock signal, and to be on/off controlled in its operation in response to the synchronized clock enable signal.Type: ApplicationFiled: December 23, 2009Publication date: April 28, 2011Inventors: Hoon CHOI, Kwang-Jin NA
-
Publication number: 20110089985Abstract: A delay line calibration mechanism includes a first delay line, a second delay line, a phase detector, and a controller. The first delay line receives a first pulse and a first delay selection signal, and delays the first pulse for a first delay period according to the first delay selection signal to output a first delayed pulse. The second delay line receives a second pulse and a second delay selection signal, and delays the second pulse for a second delay period according to the second delay selection signal to output a second delayed pulse. The phase detector generates a phase difference signal indicating the phase difference between the first delayed pulse and the second delayed pulse by comparing the first delayed pulse and the second delayed pulse. The controller generates the second delay selection signal, and generates the first delay selection signal according to the phase difference signal.Type: ApplicationFiled: December 29, 2010Publication date: April 21, 2011Inventors: Hong-Sing Kao, Meng-Ta Yang, Tse-Hsiang Hsu
-
Publication number: 20110089984Abstract: A method for balancing clock signals in an IC layout includes obtaining a data-flow information of the IC, selecting a first data-flow according to the dataflow information, and synchronizing a first clock signal from a first register and a second clock signal from a second register involved in the first data-flow. The data processed by the first register is directly transmitted to the second register or transmitted through a combinational logic circuit to the second register. The first data-flow is not related to other data-flows included in the data-flow information.Type: ApplicationFiled: October 5, 2010Publication date: April 21, 2011Inventor: De-Yu Kao
-
Publication number: 20110093235Abstract: A semiconductor device is provided. The semiconductor device applies data applied through a bump pad on which a bump is mounted through a test pad to a test apparatus such that the reliability of the test can be improved. The amount of test pads is significantly reduced by allowing data output through bump pads to be selectively applied to a test pad. Data and signals applied from test pads are synchronized with each other and applied to bump pads during a test operation such that the reliability of the test can be improved without the need of an additional test chip.Type: ApplicationFiled: October 8, 2010Publication date: April 21, 2011Inventors: CHI-SUNG OH, Dong-Hyuk Lee, Ho-Cheol Lee, Jang-Woo Ryu, Jung-Bae Lee
-
Patent number: 7928785Abstract: A loop filter capable of controlling a charge sharing point in time, a phase locked loop, and a method of operating the loop filter are provided. The loop filter includes a duty control unit and a variable capacitor unit. The duty control unit generates a duty control clock signal of which an activation section is shorter than an inactivation section, by controlling a duty of an input clock signal. The variable capacitor unit is charged by an input current and has a capacitance that varies according to the duty control clock signal. The variable capacitor unit may include a switch, a first capacitor, and a second capacitor. The switch is turned on or off in response to the duty control clock signal. The first capacitor is serially connected to the switch and charged by the input current when the switch is turned on. The second capacitor is connected in parallel to the switch and the first capacitor and charged by the input current.Type: GrantFiled: November 7, 2008Date of Patent: April 19, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-don Choi, Hoon Lee
-
Publication number: 20110084744Abstract: Read data that are output from core chips are accurately captured into an interface chip. Each of the core chips includes a data output circuit that outputs read data to the interface chip in response to a read command, and an output timing adjustment circuit that adjusts the period of time required from the reception of the read command to the outputting of the read data from the data output circuit. The interface chip includes a data input circuit that captures read data, and an input timing adjustment circuit that adjusts the timing for the data input circuit to allow the capturing of the read data after issuing the read command. In this manner, a sufficient latch margin for read data on the interface chip side can be secured.Type: ApplicationFiled: October 7, 2010Publication date: April 14, 2011Applicant: ELPIDA MEMORY, INC.Inventors: Naohisa Nishioka, Chikara Kondo
-
Patent number: 7917875Abstract: An adjustable buffer including a series of P-channel devices having current paths coupled between a first voltage supply and at least one output node, and a series of N-channel devices having current paths coupled between the output node and a second voltage supply. The control electrodes of the P- and N-channel devices are coupled to a selected one of an input node and a corresponding voltage supply collectively forming first and second sets of selectable connections. The first and second sets of selectable connections are made to adjust delay from the input node to the output node. The selectable connections may be defined in an integrated circuit mask or may be electronic switches. The P- and N-channel devices may be in a balanced configuration or an imbalanced configuration. The P- and N-channel devices may form an inverting buffer or a non-inverting buffer.Type: GrantFiled: February 23, 2009Date of Patent: March 29, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Thomas K. Johnston
-
Patent number: 7916561Abstract: A variable delay circuit successively delays an input clock to generate a plurality of delayed clocks having different phases. A phase comparison circuit receives a first reference clock, which is either one of the delayed clocks or the input clock, and a second reference clock, which is one of the delayed clocks and whose phase lags behind that of the first reference clock, specifies a validated interval for the second reference clock, and compares the phases of the first and second reference clocks according to voltage levels of the first and second reference clocks only during the validated interval. A delay control circuit controls a delay time in the variable delay circuit according to a result of the comparison obtained by the phase comparison circuit.Type: GrantFiled: December 11, 2008Date of Patent: March 29, 2011Assignee: Panasonic CorporationInventors: Norihide Kinugasa, Mitsuhiko Otani, Naohisa Hatani, Takayasu Kitou
-
Patent number: 7911249Abstract: A combinational circuit is connected to a flip-flop circuit. A clock buffer supplies a clock to the flip-flop circuit. A control circuit controls a delay time of the flip-flop circuit and a delay time of the combinational circuit independently.Type: GrantFiled: July 17, 2007Date of Patent: March 22, 2011Assignee: Panasonic CorporationInventor: Toru Wada
-
Publication number: 20110057698Abstract: Clock synchronization and skew adjustment circuits that utilize differing unit delay elements in their delay lines in either a graduated or a stepped unit time delay arrangement are for synchronizing with a clock signal. These graduated or a stepped unit time delays allow reduction in the number of the fine unit delay elements of the delay lines by placing a fine delay element granularity at the most critical timings to sense and adjust for the portion of the clock signal time period that are high speed or critical.Type: ApplicationFiled: October 11, 2010Publication date: March 10, 2011Inventors: Tyler Gomm, Gary Johnson
-
Publication number: 20110057699Abstract: Integrated circuit and programmable delay. One embodiment provides an integrated circuit including a programmable delay element having a plurality of single delay cells. The delay cells include a first input and a second input and a first output. The delay cells are arranged to form a chain such that the first output of a preceding delay cell is coupled to the second input of a successive delay cell. The first inputs of any delay cells are configured to receive an input signal to be delayed. The delay cells out of the plurality of delay cells is configured to constitute a starting point of a signal path including any of the delay cells arranged downstream of the starting point. The first output of the last delay cell in the chain forms an output of the programmable delay element.Type: ApplicationFiled: November 4, 2010Publication date: March 10, 2011Applicant: QIMONDA AGInventor: Kazimierz Szczypinski
-
Patent number: 7904742Abstract: A local skew detecting circuit for a semiconductor integrated circuit includes a reference delay block that receives a test signal and generates a reference delay signal by delaying the test signal by a predetermined delay time, and a first timing detecting block coupled with the reference delay block, the first timing detecting block configured to receive the test signal, generate a first delay signal by delaying the test signal by the same predetermined delay time, and detect an enable timing order of the reference delay signal and the first delay signal to generate a first detection signal.Type: GrantFiled: December 21, 2007Date of Patent: March 8, 2011Assignee: Hynix Semiconductor Inc.Inventor: Hong-Sok Choi
-
Patent number: 7904045Abstract: A phase detector includes a plurality of phase detectors located in a phase correction loop, each phase detector configured to receive as input a radio frequency (RF) input signal and an RF reference signal, each of the plurality of phase detectors also configured to provide a signal representing a different phase offset based on the phase difference between the RE input signal and the RF reference signal; and a switch configured to receive an output of each of the plurality of phase detectors and configured to select the output representing the phase offset, that is closest to a phase of an output of an amplifier.Type: GrantFiled: June 29, 2007Date of Patent: March 8, 2011Assignee: Axiom Microdevices, Inc.Inventors: Ichiro Aoki, Scott D. Kee, Dongjiang Qiao, Alyosha C. Molnar
-
Patent number: 7904859Abstract: Various techniques related to clocking signals used for automated circuit design and simulations are disclosed. In some embodiments, a method includes receiving first and second asynchronous clock signals having a first phase relationship at a first time, and sampling the second clock signal at transitions of the first clock. The method further includes storing the samples; and analyzing the samples to ascertain the first phase relationship of the second clock signal with respect to the first clock signal and provide a representation of the first phase relationship. Other embodiments are described.Type: GrantFiled: May 8, 2008Date of Patent: March 8, 2011Assignee: Synopsys, Inc.Inventors: Richard C. Maixner, Mario Larouche, Chun Kit Ng, Kenneth S. McElvain
-
Publication number: 20110051536Abstract: A signal delay circuit that includes a delay unit configured to delay an input signal for a first delay time and output the delayed input signal; a first delay adjusting unit configured to adjust the first delay time according to a variation in a level of a power supply voltage supplied to the delay unit; and a second delay adjusting unit configured to offset an amount of time the first delay time is adjusted by the first delay adjusting unit.Type: ApplicationFiled: June 10, 2010Publication date: March 3, 2011Inventor: Sang-kyun Park
-
Publication number: 20110050303Abstract: Embodiments are described that compensate for a difference in a characteristic (e.g., of performance or operation) of a semiconductor device that is a function of the location of a die in a device. In one embodiment, a clock circuit may generate a clock signal having a timing that varies with the location of a die so that signals are coupled from the die to a substrate at the same time despite differences in the signal propagation time between the substrate and the various die. In other embodiments, for example, differences in the termination impedance or driver drive-strength resulting from differences in the location of a die in a stack may be compensated for. Other embodiments are also disclosed.Type: ApplicationFiled: August 27, 2009Publication date: March 3, 2011Applicant: Micron Technology, Inc.Inventor: Yantao Ma
-
Patent number: 7898308Abstract: A system and method for trimming an unadjusted forward delay of a delay-locked loop (DLL) and trimming a duty cycle of first and second output clock signals provided by a DLL. For trimming an unadjusted forward delay, delay is added to one of a feedback clock signal path and an input clock signal path and a feedback clock signal is provided from the feedback clock signal path and an input clock signal is provided from the input clock signal path for phase comparison. For trimming a duty cycle of first and second output clock signals, one of a first delayed input clock signal and a second delayed input clock signal is delayed. The first and second delayed input clock signals are complementary. The delayed clock signal and the other clock signal are provided as the first and second output clock signals.Type: GrantFiled: February 3, 2010Date of Patent: March 1, 2011Assignee: Micron Technology, Inc.Inventors: Tyler Gomm, Kang Yong Kim
-
Patent number: 7898901Abstract: Some embodiments include a delay line configured to apply a delay to an input signal to provide an output signal; an input circuit configured to provide the input signal based on a first signal, such that the cycle time of the input signal is different from a cycle time of the first signal; an output circuit configured to provide a second signal based on the output signal, the second signal having a cycle time different from a cycle time of the output signal; and a controller configured to adjust the delay to control a timing relationship between the first signal and the second signal. Other embodiments are described and claimed.Type: GrantFiled: May 28, 2010Date of Patent: March 1, 2011Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Paul A. Silvestri
-
Patent number: 7893741Abstract: Signal edge alignment embodiments include multiple delay stages connected in series. Each delay stage includes a delay line, an interface circuit, and a tap selection circuit. The delay line applies fixed-width delays to an input signal to produce delayed versions of the input signal at a plurality of taps. The interface circuit, which is characterized by an inherent interface circuit delay, passes one of the delayed versions to an interface circuit output in response to a control signal. The tap selection circuit determines a finally-identified tap of the plurality of taps by determining an initially-identified tap at which a delayed version of the input signal most closely has a desired alignment with the input signal, and by identifying the finally-identified tap in the control signal as a tap that occurs earlier in the delay line than the initially-identified tap. This compensates for the inherent delay of the delay stage.Type: GrantFiled: June 12, 2009Date of Patent: February 22, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Lipeng Cao, Khoi B. Mai, Hector Sanchez
-
Patent number: 7893742Abstract: A clock signal dividing circuit in which a dividing ratio is regulated by N/M (M and N are positive integers and satisfy M>N) includes: a variable delay circuit which gives a predetermined delay amount based on a control value to an input clock signal CKI to output an output clock signal CKO; and a variable delay control circuit which cumulatively adds values obtained by subtracting N from M every cycle of the input clock signal CKI, when the addition result is N or more, performs a calculation which subtracts N from the addition result to obtain a calculation result K, and calculates, to a maximum delay amount in the variable delay circuit corresponding to one cycle of the input clock signal CKI, a control value corresponding to a delay amount of K/N of the maximum delay amount to give the control value to the variable delay circuit.Type: GrantFiled: October 26, 2007Date of Patent: February 22, 2011Assignee: NEC CorporationInventors: Atsufumi Shibayama, Koichi Nose, Masayuki Mizuno
-
Patent number: 7893713Abstract: This invention relates to mixed signal integrated circuits, that is, integrated circuits comprising both analog and digital circuitry. More particularly, it concerns reduction of noise in such a device. When a digital circuit is included in the same integrated circuit device as an analog circuit, the digital circuit may be an additional source of a considerable amount of noise. This results in cross-talk, electrical interference and signal distortion imposed on the analog signals. The invention provides an integrated circuit comprising analog circuitry (26) and digital circuitry (29, 30) wherein the digital circuitry includes an ASM (30). An ASM does not require a clock signal. Its operation is triggered by appropriate input conditions, but in contrast to an SSM it is idle when there in no change in its inputs, lowering the level of noise generated by the digital circuitry.Type: GrantFiled: August 11, 2005Date of Patent: February 22, 2011Assignee: NXP B.V.Inventors: Amrita Deshpande, Mika Benedykt
-
Patent number: 7893740Abstract: A data signal generating apparatus with a data output unit for outputting m-bit parallel data and a data synchronization clock signal synchronized with the parallel data in response to a data request signal produced by dividing the frequency of a reference clock signal by “m.” An m:1 multiplexer for receiving the parallel data in response to a latch signal produced by dividing the frequency of the reference clock signal by “m,” and outputting, at a rate of the reference clock signal, data synchronization serial data. Synchronization means for comparing the phases of the data synchronization clock signal and the latch signal, for synchronizing the parallel data with the latch signal, and for producing a control signal, and which delays, on the basis of the control signal, the reference clock signal or a divided clock signal (dividing the frequency of the reference clock signal by “m” or less).Type: GrantFiled: March 26, 2007Date of Patent: February 22, 2011Assignee: Anritsu CorporationInventors: Kazuhiko Yamaguchi, Kazuhiro Fujinuma
-
Patent number: 7888978Abstract: A frequency synthesizer includes first and second frequency dividers for receiving and frequency-dividing a signal generated by a voltage-controlled oscillator, a frequency mixer for mixing output signals of the first and second frequency dividers, and a third frequency divider for receiving and frequency-dividing a signal having one frequency of two frequencies that are output by the frequency mixer. The first, second third and frequency dividers and the frequency mixer are provided in a feedback loop within a PLL circuit between the voltage-controlled oscillator and the phase comparator. The phase comparator has a first input terminal to which a signal to which a signal that is output by the third frequency divider is input and a second input terminal to which a reference clock signal that is output by a reference signal generator is input. A loop filter supplies the voltage-controlled oscillator with a voltage that is based upon result of the phase comparison by a phase comparator.Type: GrantFiled: January 23, 2009Date of Patent: February 15, 2011Assignee: Renesas Electronics CorporationInventor: Hidehiko Kuroda
-
Patent number: 7880519Abstract: A delay synchronization loop type clock signal generating circuit includes: a digital delay line for delaying a first clock signal and generating a second clock signal; a ring-type shift register for setting the delay time length of the digital delay line by flip-flop output of each stage thereof; and a delay amount control unit for controlling supply of shift clocks to the ring-type shift register, based on phase relation between the first clock signal and the second clock signal.Type: GrantFiled: December 4, 2008Date of Patent: February 1, 2011Assignee: Sony CorporationInventors: Michiru Senda, Hiroshi Mizuhashi
-
Patent number: 7881415Abstract: The present invention is a noise tolerant communication protocol device and method where a clock signal input triggers an internal delay clock in an integrated circuit. Data is presented to an input pin and sampled prior to the next external clock pulse based on the internal delay clock. A data pulse value is distinguished by input signal voltage level and not by pulse length. Sampling of data bits is deferred until a signal level is most likely stable, thereby avoiding sampling during periods around edges of changing data values. Therefore, error detection and correction circuitry is not required. A time reference pulse, produced by a bus master, is measured by the protocol device to determine a data transmission rate by the master. The timing of sampling of input signaling from the master is determined by the protocol device from measurement of the time reference pulse magnitude.Type: GrantFiled: December 29, 2006Date of Patent: February 1, 2011Assignee: Atmel CorporationInventor: Philip S. Ng
-
Patent number: 7880516Abstract: A method for reducing noise in a device that includes at least one phase locked loop (PLL), the method includes: adjusting at least one adjustable component of a PLL such as to determine a time shift; modulating a frequency divider such as to generate a modulation noise within a modulation noise period and to provide a frequency divided signal; introducing the time shift between the modulation noise period and a measurement period; and measuring during a measurement period a difference between a reference signal and the frequency divided signal. A device that includes a phased locked loop.Type: GrantFiled: March 31, 2005Date of Patent: February 1, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Hugues Beaulaton, Stephane Colomines, Philippe Gorisse
-
Patent number: 7876140Abstract: A signal adjusting system includes: a signal generating device for generating a plurality of output signals according to a plurality of pre-output signals, a plurality of signal transmitting paths being coupled to the signal generating device for transmitting the plurality of output signals; and a controlling device coupled to the plurality of signal transmitting paths for receiving a first transmitted signal corresponding to a first output signal and a second transmitted signal corresponding to a second output signal, and detecting a phase different between the first transmitted signal and the second transmitted signal to generate a detected result to the signal generating device, wherein the signal generating device adjusts the phase difference between the first output signal and the second output signal according to the detected result.Type: GrantFiled: March 19, 2009Date of Patent: January 25, 2011Assignee: Nanya Technology Corp.Inventors: Wen-Chang Cheng, Chuan-Jen Chang
-
Publication number: 20110012655Abstract: Locked loops, bias generators, charge pumps and methods for generating control voltages are disclosed, such as a bias generator that generates bias voltages for use by a clock signal generator, such as a voltage controlled delay line, in a locked loop having a phase detector and a charge pump. The charge pump can either charge or discharge a capacitor as a function of a signal from the phase detector to generate a control voltage. The bias generator can receive the control voltage from the capacitor, and it generates bias voltages corresponding thereto. A portion of the bias generator can have a topography that is substantially the same as at least a portion of the topography of the charge pump. As a result, it can cause the charge pump to charge the capacitor at the same rate that it discharges the capacitor over a relatively wide range of control voltages. The charge pump and the bias generator can also include circuitry for limiting the charging of the capacitor when the control voltage is relatively low.Type: ApplicationFiled: September 27, 2010Publication date: January 20, 2011Applicant: Micron Technology, Inc.Inventor: Shizhong Mei
-
Publication number: 20110001529Abstract: Disclosed herein is a signal processing circuit including: a main path configured to transmit an input signal and output an actual signal; and a negative feedback path configured to feed back the actual signal to an input stage of the main path, wherein the main path includes a main path block that receives an input signal and outputs an actual signal, the negative feedback path includes a negative feedback block that generates a control signal and supplies the control signal to an input part of an input signal of the main path; a replica block that is supplied with a control signal of the negative feedback block to output a pseudo actual signal, and imitates the main path block; and a signal delay block that delays a pseudo actual signal of the replica block by a dead time of a loop.Type: ApplicationFiled: June 25, 2010Publication date: January 6, 2011Inventor: Yuji GENDAI
-
Patent number: 7864093Abstract: Provided is a pulse phase difference detecting circuit including: a first delay circuit that receives a first pulse signal to output a signal obtained by delaying the first pulse signal as a second pulse signal and includes multiple serially-connected delay units having the same delay amount; a second delay circuit that receives the second pulse signal and includes multiple serially-connected delay units having the delay amount; a first delay adjustment circuit that adjusts a delay amount with respect to the second pulse signal and outputs the adjusted second pulse signal back to the first delay circuit as a third pulse signal; and a pulse arrival position detecting circuit that detects a pulse arrival position of the first pulse signal based on outputs of the delay units of the first and second delay circuits that are transmitted as the third and second pulse signals, respectively.Type: GrantFiled: August 12, 2009Date of Patent: January 4, 2011Assignee: RENESAS Electronics CorporationInventor: Hiroyuki Oba
-
Patent number: 7865660Abstract: Methods and apparatuses to calibrate read/write memory accesses through data buses of different lengths via advanced memory buffers. One embodiment includes an advanced memory buffer (AMB) having: a plurality of ports to interface respectively with a plurality of data buses; a port to interface with a common clock bus for the plurality of data buses; and an adjustable circuit coupled with the plurality of ports to level delays on the plurality of data buses. In one embodiment, the data buses have different wire lengths between the dynamic random access memory (DRAM) memory chips and the advanced memory buffer (AMB).Type: GrantFiled: April 16, 2007Date of Patent: January 4, 2011Assignee: Montage Technology Group Ltd.Inventors: Zhendong Guo, Larry Wu, Xiaorong Ye, Gang Shan
-
Publication number: 20100321115Abstract: An apparatus comprising an input, a control signal generator coupled to the input and having a control signal generator output, and an amplifier coupled to the control signal generator output, wherein a voltage supplied to the amplifier is switched based on the control signal generator output, and wherein the control signal generator output is based on a data signal in the input. Also included is an apparatus comprising circuitry configured to implement a method comprising detecting an incoming signal, calculating a derivative of the incoming signal, estimating a future incoming signal based on the derivative of the incoming signal and a time step, and providing the estimated future incoming signal to switch between a first supply voltage and a second supply voltage prior to or concurrent with an arrival of the future incoming signal at the switch, wherein the incoming signal and the future incoming signal are analog signals.Type: ApplicationFiled: February 1, 2010Publication date: December 23, 2010Applicant: FUTUREWEI TECHNOLOGIES, INC.Inventors: Hessam Mohajeri, Amir H. Fazlollahi
-
Patent number: 7855582Abstract: A device and method for detecting timing of an edge of a signal with respect to a timing of a predefined edge of a periodic signal is provided, wherein the edge defines a state change between a first state and a second state of the signal, and wherein the device can include: a phase-shift element to shift the phase of the signal relative to the phase of the periodic signal by a phase shift value at which the state change can be sensed at a point in time determined by the timing of the predefined edge; and a detection element to detect the timing of the edge relative to the timing of the predefined edge on the basis of the phase shift value. The phase-shift element can be an adjustable delay element for delaying the signal by an adjustable delay value as a phase shift value.Type: GrantFiled: April 14, 2008Date of Patent: December 21, 2010Assignee: Atmel Automotive GmbHInventor: Stefan Schabel
-
Publication number: 20100315141Abstract: Signal edge alignment embodiments include multiple delay stages connected in series. Each delay stage includes a delay line, an interface circuit, and a tap selection circuit. The delay line applies fixed-width delays to an input signal to produce delayed versions of the input signal at a plurality of taps. The interface circuit, which is characterized by an inherent interface circuit delay, passes one of the delayed versions to an interface circuit output in response to a control signal. The tap selection circuit determines a finally-identified tap of the plurality of taps by determining an initially-identified tap at which a delayed version of the input signal most closely has a desired alignment with the input signal, and by identifying the finally-identified tap in the control signal as a tap that occurs earlier in the delay line than the initially-identified tap. This compensates for the inherent delay of the delay stage.Type: ApplicationFiled: June 12, 2009Publication date: December 16, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Lipeng Cao, Khoi B. Mai, Hector Sanchez
-
Publication number: 20100315142Abstract: A system for communicating data between a first integrated circuit device and a second integrated circuit device. The first iterated circuit device transmits a timing signal to the second integrated circuit device, wherein the timing signal includes a first transition and a second transition. The first integrated circuit device then delays the data, so that the data is delayed relative to the timing signal by a first predetermined delay time. Next, the first integrated circuit device transmits the delayed data to the second integrated circuit device, which receives the tinting signal and the delayed data. Next, the second integrated circuit device delays the first transition of the timing signal by a second predetermined delay time to generate a delayed version of the first transition. The second integrated circuit device then senses the data during a time interval between the delayed version of the first transition and the second transition.Type: ApplicationFiled: August 25, 2010Publication date: December 16, 2010Applicant: RAMBUS INC.Inventor: Jared Zerbe
-
Publication number: 20100308879Abstract: A sampling section (100A) includes a sampling filter (102) that converts a continuous-time signal into a discrete-time signal and applies filtering of low-pass characteristics and a one-bit quantizer (107) that outputs a quantized signal representing a time-dependent change in the discrete-time signal. A synchronization section (100B) includes a phase difference detector (110) that calculates the phase difference between an inspection signal and the quantized signal and a delay control circuit (114) that feeds back the inspection signal to the phase difference detector at the timing set in consideration of a delay amount corresponding to the phase difference. When the phase difference between the inspection signal and the current quantized signal shows the same phase, the phase of the inspection signal is detected as a reference phase.Type: ApplicationFiled: January 29, 2009Publication date: December 9, 2010Inventor: Haruya Ishizaki
-
Patent number: 7848473Abstract: A method and apparatus are disclosed for generating phase controlled data, based on a roaming tap interpolator. The present invention recognizes that roaming tap interpolators have inherent nonlinearities and discontinuities at the boundaries of each interpolation region. A roaming tap interpolator is disclosed that shifts the interpolation curve in time in order to avoid the undesired artifacts in the interpolation curve. A roaming tap interpolator generally comprises a plurality of delay elements that delays a first signal to generate a plurality of interpolation regions each having an associated phase; a multiplexer to select one or more of the interpolation regions; and an interpolator to process the selected one or more of the interpolation regions to generate a second signal.Type: GrantFiled: December 22, 2004Date of Patent: December 7, 2010Assignee: Agere Systems Inc.Inventors: Ronald L. Freyman, Vladimir Sindalovsky, Lane A. Smith
-
Publication number: 20100303159Abstract: An apparatus and method provides synchronization between user observable signals including audio and/or video signals. According to an exemplary embodiment, the apparatus includes an input point for receiving an encoded signal. A circuit time-shifts the encoded signal to generate a time-shifted encoded signal. A first decoder decodes the time-shifted encoded signal to generate a first decoded signal and provides the first decoded signal for a first system. The first system converts the first decoded signal to a first user observable signal. The input point also provides the encoded signal for a second system including a second decoder, an encoder, and a third decoder coupled in series which enables generation of a second user observable signal. The time-shifting performed by the circuit is adjustable and enables the first user observable signal to become substantially synchronized with the second user observable signal.Type: ApplicationFiled: July 31, 2008Publication date: December 2, 2010Inventors: Mark Alan Schultz, Ronald Douglas Johnson, Robert Andrew Rhodes
-
Publication number: 20100289541Abstract: A phase locked loop circuit in accordance with an embodiment implements a digital phase delay quantizer to replace the analog charge-pump and phase frequency detector in an analog PLL circuit. Therefore, the built-in loop filter can be a compact-sized, high order, high bandwidth, and high attenuation digital filter as well. The digital PLL circuit takes advantage of the deep sub-micron process technology which features high speed, high resolution, compact size, and low power.Type: ApplicationFiled: May 13, 2009Publication date: November 18, 2010Applicant: RALINK TECHNOLOGY (SINGAPORE) CORPORATIONInventor: I-chang WU
-
Patent number: 7834666Abstract: A voltage divider for dividing an input voltage includes a fixed resistor, a variable resistor, an input node and an output node. The fixed resistor has a fixed resistance value independent of an operating frequency, and includes at least one resistance device. The variable resistor has a variable resistance value that varies corresponding to a variation of the operating frequency. The input node receives the input voltage, and the output node outputs an output voltage, which includes the input voltage divided based on the fixed resistance value and the variable resistance value.Type: GrantFiled: November 20, 2008Date of Patent: November 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Sik Kim
-
Patent number: 7835205Abstract: A methodology is disclosed that enables the delay stages of an analog delay locked loop (DLL) or phase locked loop (PLL) to be programmed according to the operating condition, which may depend on the frequency of the input reference clock. The resulting optimized delay stages allow for a broad frequency range of operation, fast locking time over a wide range of input clock frequencies, and a lower current consumption at high clock frequencies. Better performance is achieved by allowing the number of analog delay stages active during a given operation to be flexibly set. The deactivation or turning off of unused delay stages conserves power at higher frequencies. The high frequency range of operation is increased by using a flexible number of delay stages for various input clock frequencies. Because of the rules governing abstracts, this abstract should not be used to construe the claims.Type: GrantFiled: October 16, 2008Date of Patent: November 16, 2010Assignee: Micron Technology, Inc.Inventors: Kang Yong Kim, Dong Myung Choi
-
Publication number: 20100283518Abstract: A delay apparatus of a semiconductor integrated circuit includes a control signal generating unit configured to generate a block control signal and a unit control signal in response to a delay control signal; a plurality of delay blocks, connected in series to each other, and configured to generate a delay clock signal by delaying an input clock signal, wherein each of the delay blocks includes a predetermined number of unit delayers, and the plurality of the delay blocks are configured to be selectively activated in response to the block control signal; and a minute delay unit including a predetermined number of unit delayers and configured to generate an output clock signal by delaying the delay clock signal by adjusting an activation number of the provided unit delayers in response to the unit control signal.Type: ApplicationFiled: June 29, 2009Publication date: November 11, 2010Inventors: Seung Joon AHN, Jong Chern LEE
-
Patent number: 7830186Abstract: A delay locked loop (DLL) apparatus includes a first delay unit converting a reference clock into a rising clock. A second delay unit converts the reference clock into a falling clock, and a replica delay unit replica-delays the rising clock. A first phase detector compares the phases of the reference clock and the delayed rising clock to output a first detection signal corresponding to the compared phases. A controller synchronizes the rising edge of the rising clock with the rising edge of the reference clock according to the first detection signal of the first phase detector. A second phase detector compares the phases of the synchronized rising clock and the synchronization clock to output a second detection signal corresponding to the compared phases. The DLL apparatus compensates for a skew between an external clock and data and between external and internal clocks by employing a single replica delay unit.Type: GrantFiled: February 22, 2007Date of Patent: November 9, 2010Assignee: Hynix Semiconductor Inc.Inventors: Won Joo Yun, Hyun Woo Lee
-
Patent number: 7830185Abstract: A duty cycle correction (DCC) circuit and a delayed locked loop (DLL) circuit using the same are disclosed. The DCC circuit is operated by an enable signal which is enabled when the DLL is locked. The duty cycle correction (DCC) circuit includes a clock input unit and a duty cycle mixing unit. The clock input unit receives the enable signal and first and second clock input signals having opposite phases, generates an inverting signal of the first clock input signal, and when the enable signal is enabled, generates first and second internal clock signals, based on the first and second clock input signals and the inverting signal. The duty cycle mixing unit mixes a phase of the first internal clock signal with a phase of the second internal clock signal.Type: GrantFiled: December 29, 2006Date of Patent: November 9, 2010Assignee: Hynix Semiconductor Inc.Inventors: Su Hyun Kim, Min Young Yoo
-
Patent number: 7825710Abstract: A delay-locked loop (DLL) circuit and a method for generating transmission core clock signals are provided, where the DLL circuit receives an applied external clock signal and generates a transmission core clock signal, the DLL circuit includes a delay circuit unit and a transmission core clock signal generating unit, the delay circuit unit delays the external clock signal through a plurality of delay units configured in a chain type and outputs a plurality of reference clock signals having different phases, the transmission core clock signal generating unit independently selects and controls two reference signals from the plurality of reference clock signals and thus independently generates transmission core clock signals by the number corresponding to ½ times the number of reference clock signals, and the transmission core clock signals have different phases and a period equal to a period of the external clock signal, wherein transmission core clock signals having a precise phase difference are generated inType: GrantFiled: March 9, 2006Date of Patent: November 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Seog Kim, Uk-Rae Cho
-
Publication number: 20100271092Abstract: Within a system of integrated circuit devices, first and second signals are transmitted intermittently from a first integrated circuit device to a second integrated circuit device. The second integrated circuit device generates a timing signal based on transitions of the second signal and generates samples of the first signal in response to transitions of the timing signal. The second integrated circuit device further generates timing error information based on the samples of the first signal, the timing error information to enable adjustment of the relative phases of the timing signal and the first signal.Type: ApplicationFiled: July 3, 2008Publication date: October 28, 2010Inventors: Jared L. Zerbe, Frederick A. Ware
-
Publication number: 20100271889Abstract: Delay locked loop circuits and methods are disclosed. In the embodiments, a delay locked loop may include a phase detector to detect a phase difference between a clock signal and a reference clock signal, and a charge pump that receives the detected phase difference. A low pass filter may filter an output from the charge pump. The delay locked loop may further include a delay line having a plurality of delay elements, the plurality of delay elements including a first selectable group and a second selectable group that is larger than the first selectable group. A first clock signal from the first group of delay elements may be provided to the phase detector to first synchronize the delay locked loop, and following the synchronization, a second clock signal from the second group may be employed to synchronize the delay locked loop.Type: ApplicationFiled: July 9, 2010Publication date: October 28, 2010Inventor: Feng Lin
-
Publication number: 20100271093Abstract: Provided is an adjustment apparatus that adjusts signal output timings, comprising a control section that causes a first signal output section to output a signal having a rising edge and causes a second signal output section to output a signal having a falling edge; a signal acquiring section that acquires a composite signal obtained by combining the signal output by the first signal output section and the signal output by the second signal output section; and an adjusting section that adjusts a timing difference between a signal output timing of the first signal output section and a signal output timing of the second signal output section, such that the signal acquiring section acquires the composite signal having a composite waveform in which the rising edge and the falling edge overlap.Type: ApplicationFiled: April 8, 2010Publication date: October 28, 2010Applicant: ADVANTEST CORPORATIONInventor: Yasuo MATSUBARA
-
Publication number: 20100271094Abstract: Through the use of a multi-step sweep, the present invention is capable of increasing the speed and improving the error resistance of a signal alignment. In a specific embodiment of the invention, a method for the signal alignment of a target signal and an adjustable signal is disclosed. The target signal is sampled using three or more phase shifted versions of the adjustable signal to obtain a group of target signal state values. Next, through reference to the group of target signal state values it is determined that an edge of the target signal lies between a first phase shifted version and a second consecutive phase shifted version. In response, the first phase shifted version is selected as the starting point for a second sweep. During the second sweep, the phase of the first phase shifted version is sequentially adjusted in relatively small incremental steps to minimize the phase difference relative to the target signal.Type: ApplicationFiled: April 27, 2010Publication date: October 28, 2010Applicant: MoSys, Inc.Inventor: Mahmudul Hassan