Interstage Coupling (e.g., Level Shift, Etc.) Patents (Class 327/333)
-
Patent number: 8823424Abstract: A floating gate driver uses a single-end level shifter to translate a set signal and a reset signal induced by a rising edge and a falling edge of a switch signal to a common output terminal to generate an output voltage for a bistable circuit to generate a level shifted switch signal. Under control of a well transient detect signal asserted by detecting noise in the output voltage, a masking circuit between the single-end level shifter and the bistable circuit masks noise in the output voltage. This configuration has lower area penalty and better noise immunity.Type: GrantFiled: May 22, 2014Date of Patent: September 2, 2014Assignee: Richtek Technology Corp.Inventors: Pei-Kai Tseng, Chien-Fu Tang, Issac Y. Chen
-
Patent number: 8823440Abstract: A level shifting circuit with dynamic control includes a dynamic controller and a level shifter. The dynamic controller outputs a dynamic voltage and an output data signal. The level shifter under control by the dynamic controller includes an input signal receiver, an output signal generator, and a bias current controller, which are coupled in series between a ground voltage and a high level voltage. The input signal receiver receives the output data signal of the dynamic controller and the output signal generator produces a level-shifted data signal according to the input data signal. The bias current controller controlled by the dynamic voltage is at a first current-output capability when the level-shifted data signal is at a stable stage and at a second current-output capability when the level-shifted data signal is at an unstable stage. The first current-output capability is greater than the second current-output capability.Type: GrantFiled: March 11, 2013Date of Patent: September 2, 2014Assignee: Novatek Microelectronics Corp.Inventors: Cheng-Hung Chen, Ju-Lin Huang, Keko-Chun Liang
-
Publication number: 20140240307Abstract: A level shift circuit includes an input end, a decoding circuit, a control circuit, and a plurality of output circuits. The input end is configured to receive a coded signal string including a starting code, a setting code, a clock standard signal and an ending code. The decoding circuit is coupled to the input end for decoding the coded signal string and outputting the starting code, the setting code, the clock standard signal and the ending code respectively. The control circuit is coupled to the decoding circuit for controlling logic levels of a plurality of logic driving signals according to the setting code and the clock standard signal after receiving the starting code, and stopping changing the logic driving signals after receiving the ending code. The plurality of output circuits are coupled to the control circuit for outputting a plurality of clock signals according to the corresponding logic driving circuit.Type: ApplicationFiled: April 16, 2013Publication date: August 28, 2014Applicant: AU Optronics Corp.Inventors: Yun-Chi Chen, Yueh-Han Li, Huang-Ti Lin, Ming-Sheng Lai
-
Publication number: 20140240208Abstract: A voltage level conversion circuit includes a voltage switch circuit and a level shift circuit. The voltage switch circuit is configured to sequentially output an intermediate voltage and a conversion voltage in response to a switch signal. The level shift circuit is configured to latch a voltage level corresponding to an input signal using the intermediate voltage, and to convert the latched voltage level using the conversion voltage to generate an output signal.Type: ApplicationFiled: February 19, 2014Publication date: August 28, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyung-Tae KIM, Ji-Woon JUNG
-
Patent number: 8816748Abstract: An apparatus comprising a level shifter circuit and a control circuit. The level shifter circuit may be configured to generate a differential output in response to (i) a first differential input, (ii) a second differential input and (iii) a first supply. The level shifter circuit comprises a first pull down transistor pair operating with the first supply. The control circuit may be configured to generate the second differential input in response to (i) the first differential input and (ii) a second supply. The control circuit generally comprises a second pull down transistor pair operating with the second supply. The first supply has a higher voltage than the second supply.Type: GrantFiled: June 12, 2012Date of Patent: August 26, 2014Assignee: LSI CorporationInventors: Pankaj Kumar, Pramod Parameswaran, Makeshwar Kothandaraman
-
Patent number: 8816720Abstract: A system and method of shifting a data signal from a first voltage domain having a first logic level to a second voltage domain having a second logic level, the second logic level having a second logical high state greater than a first logical high state in the first logic level and a single power supply logic level shifter circuit having a single power supply source, an input node and an output node, the input node coupled to a sender circuit in the first voltage domain and the output node coupled to a receiver circuit in the second voltage domain, the single power supply source being coupled only to a single power grid in the second voltage domain.Type: GrantFiled: April 17, 2012Date of Patent: August 26, 2014Assignee: Oracle International CorporationInventors: Hoki Kim, Changku Hwang, Jinuk Shin
-
Patent number: 8816727Abstract: A line driver circuit for a High Definition Multimedia Interface (HDMI) transmitter is disclosed. The line driver circuit includes a pre-driver circuit having a pair of pre-driver differential inputs and a pair of pre-driver differential outputs. A driver circuit having a pair of driver differential inputs and a pair of driver differential outputs is also included. Each of the pair of pre-driver differential outputs is coupled to a respective one of the pair of driver differential inputs. Each of the pair of driver differential outputs is coupled to a respective one of a pair of output terminals. The pre-driver further includes a pair of pre-driver cascode transistors. Each of the pre-driver cascode transistors is arranged between one of the pre-driver differential outputs and a respective one of the output terminals and wherein the driver circuit and the pre-driver circuit are operable to receive a current supplied by a HDMI receiver coupled to the pair of output terminals.Type: GrantFiled: September 6, 2013Date of Patent: August 26, 2014Assignee: NXP B.V.Inventor: Arie Hoogendoorn
-
Patent number: 8816749Abstract: A level shifter includes a first terminal configured to receive a first supply voltage, a second terminal configured to receive a second supply voltage, an input terminal configured to receive an input signal and an output terminal. The level shifter is configured to shift the input signal from the level of the first supply voltage to the level of the second supply voltage in outputting the output signal. The level shifter includes a storage circuit for storing the output signal value and configured, when the first supply voltage is no longer available, to force the output terminal to assume the last output voltage value stored by the storage circuit when the first supply voltage was available and before the first supply voltage was not available.Type: GrantFiled: January 14, 2014Date of Patent: August 26, 2014Assignee: STMicroelectronics S.r.l.Inventor: Agatino Antonino Alessandro
-
Publication number: 20140232446Abstract: Embodiments of the invention are generally directed to a configurable single-ended driver. An embodiment of an apparatus includes an interface with a channel; and a single-ended driver to drive a signal on the channel, wherein the driver includes a mechanism to configure a termination resistance of the driver, configure a voltage swing of the driver, and configure a signal response of the driver.Type: ApplicationFiled: February 19, 2013Publication date: August 21, 2014Inventors: Srikanth Gondi, Roger Isaac
-
Publication number: 20140232445Abstract: Embodiments of an apparatus are disclosed that may allow for the translation of signals from one power domain to another with well-balanced rise and fall times over a wide operational range. The apparatus may include an input buffer, a voltage shift circuit, and output circuit, and an output driver. The input buffer may be configured to generate a buffered version and delayed inverted version of an external signal at a first voltage level. The voltage shift circuit may be configured to generate two internal signals at a second voltage level dependent upon the output signals of the input buffer. The output circuit may be configured to generate two output driver signals at the second voltage level dependent upon the output signals of the voltage shift circuit. The output driver circuit may be configured to generate an output signal at the second voltage level dependent on the two output driver signals.Type: ApplicationFiled: February 18, 2013Publication date: August 21, 2014Applicant: APPLE INC.Inventors: Bo Tang, Huaimin Li, Ajay Kumar Bhatia
-
Publication number: 20140232448Abstract: A semiconductor integrated circuit including: a circuit block having an internal voltage line; an annular rail line forming a closed annular line around the circuit block and supplied with one of a power supply voltage and a reference voltage; and a plurality of switch blocks arranged around the circuit block along the annular rail line, the plurality of switch blocks each including a voltage line segment forming a part of the annular rail line and a switch for controlling connection and disconnection between the voltage line segment and the internal voltage line.Type: ApplicationFiled: April 28, 2014Publication date: August 21, 2014Applicant: Sony CorporationInventor: Hiromi Ogata
-
Publication number: 20140232447Abstract: There is provided a level shift circuit free from malfunction. The level shift circuit converts a signal of a first power supply voltage of a first supply terminal, which is supplied to an input terminal, into a signal of a second power supply voltage of a second supply terminal and outputs the converted signal to an output terminal. The level shift circuit has a control circuit that detects when the first power supply voltage reduces below a predetermined voltage. The voltage of the output terminal of the level shift circuit is fixed to the second power supply voltage or a ground voltage according to a detection signal of the control circuit.Type: ApplicationFiled: February 18, 2014Publication date: August 21, 2014Applicant: Seiko Instruments Inc.Inventors: Kosuke TAKADA, Atsushi IGARASHI
-
Patent number: 8810301Abstract: A system and method are provided for level shifting signals generated by an electronic circuit with selectively controlled frequency response. A first circuit portion defines a primary path for a signal within an upper region of a predefined signal frequency range, and includes a first capacitor unit establishing a voltage level shift for a signal passing therethrough. A second circuit portion selectively defines a secondary path bypassing the primary path for a signal within a lower region of the predefined signal frequency range, and includes a switched capacitive section disposed in parallel across the first capacitor unit to establish a voltage level shift for the signal passing therethrough. A second capacitor unit charges substantially to a predetermined shift voltage in a charging phase and couples to the first capacitor unit during a transfer phase. An attenuation adjust unit adjustably augments a parasitic capacitance of the first or second circuit portion.Type: GrantFiled: June 22, 2012Date of Patent: August 19, 2014Assignee: Cadence Design Systems, Inc.Inventors: William Pierce Evans, Michael Casas
-
Patent number: 8810305Abstract: There is provided a semiconductor device including a first logic circuit to operate based on a first power supply and a second power supply, and a second logic circuit to operate based on the first power supply and a third power supply boosted from the second power supply. The second logic circuit includes a holding section to hold a value generated according to a first signal and a second signal operating asynchronously with respect to each other.Type: GrantFiled: March 13, 2007Date of Patent: August 19, 2014Assignee: Renesas Electronics CorporationInventor: Hiroyuki Takahashi
-
Patent number: 8803585Abstract: Dual path level shifter methods and devices are described. The described level shifter devices can comprise voltage-to-current and current-to-voltage converters.Type: GrantFiled: April 22, 2013Date of Patent: August 12, 2014Assignee: Peregrine Semiconductor CorporationInventors: Chris Olson, Neil Calanca
-
Patent number: 8803584Abstract: A level shifter circuit is disclosed that gates at least one of a plurality of input terminals of a level shifter to at least one of a plurality of supply voltages that are associated with respective supply voltage domains when the at least one of the plurality of supply voltages is powered down. The level shifter is therefore insensitive to noise on the input terminals and also reduces leakage current associated with noise induced crowbar currents.Type: GrantFiled: May 17, 2005Date of Patent: August 12, 2014Inventor: Venkata Kottapalli
-
Patent number: 8797084Abstract: A method and system are disclosed for calibrating a mid-voltage node in an integrated circuit including an input-output circuit having charge-recycling stacked voltage domains including at least first and second voltage domains. In one embodiment, the method comprises transmitting data through the input-output circuit, including transmitting a first portion of the data across the first voltage domain, and transmitting a second portion of the data across the second voltage domain. The method further comprises measuring a specified characteristic of the data transmitted through the input-output circuit; and based on the measured specified characteristic, adjusting a voltage of said mid-voltage node to a defined value. The voltage of the mid-voltage node may be adjusted to accomplish a number of objectives, for example, to achieve a desired trade-off between power and performance, or so that the two voltage domains have the same performance.Type: GrantFiled: August 31, 2012Date of Patent: August 5, 2014Assignee: International Business Machines CorporationInventors: Daniel Friedman, Yong Liu, Jose A. Tierno
-
Patent number: 8797085Abstract: A first conversion circuit converts a first clock signal based on a signal level of a first voltage into a second clock signal based on a signal level of a second voltage. A flip-flop circuit supplied with the first voltage as an operation voltage latches and outputs a signal, which is based on the signal level of the first voltage, in accordance with the first clock signal. A second conversion circuit supplied with the second voltage as an operation voltage converts a signal level of an input signal, which is based on an output signal of the flip-flop circuit, into the signal level of the second voltage in synchronization with the second clock signal.Type: GrantFiled: December 19, 2011Date of Patent: August 5, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Tomoya Kakamu, Hisao Suzuki, Yuji Sekido
-
Publication number: 20140210541Abstract: System and method for controlling one or more switches. The system includes a first converting circuit, a second converting circuit, and a signal processing component. The first converting circuit is configured to convert a first current and generate a first converted voltage signal based on at least information associated with the first current. The second converting circuit is configured to convert a second current and generate a second converted voltage signal based on at least information associated with the second current. The signal processing component is configured to receive the first converted voltage signal and the second converted voltage signal and generate an output signal based on at least information associated with the first converted voltage signal and the second converted voltage signal.Type: ApplicationFiled: April 2, 2014Publication date: July 31, 2014Applicant: ON-BRIGHT ELECTRONICS (SHANGHAI) CO., LTD.Inventors: Chao Yao, Tingzhi Yuan, Qiang Luo, Zhiliang Chen, Lieyi Fang
-
Patent number: 8791743Abstract: Embodiments of an apparatus are disclosed that may allow for the translation of signals from one power domain to another with well-balanced rise and fall times over a wide operational range. The apparatus may include an input buffer, a voltage shift circuit, and output circuit, and an output driver. The input buffer may be configured to generate a buffered version and delayed inverted version of an external signal at a first voltage level. The voltage shift circuit may be configured to generate two internal signals at a second voltage level dependent upon the output signals of the input buffer. The output circuit may be configured to generate two output driver signals at the second voltage level dependent upon the output signals of the voltage shift circuit. The output driver circuit may be configured to generate an output signal at the second voltage level dependent on the two output driver signals.Type: GrantFiled: February 18, 2013Date of Patent: July 29, 2014Assignee: Apple Inc.Inventors: Bo Tang, Huaimin Li, Ajay Kumar Bhatia
-
Patent number: 8791771Abstract: A reconfigurable Wilkinson power divider, methods of manufacture and design structures are provided. The structure includes a first port, and a first arm and a second arm connected to the first port. The first arm and the second arm each include one or more tunable t-line circuits. The structure also includes a second port and a third port connected to the first port via the first arm and second arm, respectively.Type: GrantFiled: November 17, 2011Date of Patent: July 29, 2014Assignee: International Business Machines CorporationInventors: Hanyi Ding, Guoan Wang, Wayne H. Woods, Jr., Jiansheng Xu
-
Patent number: 8786350Abstract: A signal transmission system (10) includes a signal generator circuit (12); a signal regenerator circuit (14) coupled to the signal generator circuit by conductive lines (16, 18). The signal regenerator circuit receives input signals from the signal generator circuit on the conductive lines, and the regenerator circuit includes cascoded transistors (39, 41) and level-shifting circuits (26) coupled to the cascoded transistors. The cascoded transistors amplify the input signals to provide amplified signals. The level-shifting circuits shift a voltage level of the amplified signals to provide level-shifted signals.Type: GrantFiled: January 14, 2013Date of Patent: July 22, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Perry H. Pelley
-
Patent number: 8786351Abstract: A level shifter is disclosed and includes at least four Type 1 transistors and at least four Type 2 transistors. The sources of several Type 1 transistors are electrically connected to a first voltage terminal while the sources of several Type 2 transistors are connected to a second voltage terminal. The level shifter receive an input signal and outputs a logically equivalent output signal with higher voltage, wherein the voltage of the output signal is between the voltages of the first voltage terminal and the second voltage terminal.Type: GrantFiled: September 19, 2013Date of Patent: July 22, 2014Assignee: Raydium Semiconductor CorporationInventor: Ying-Lieh Chen
-
Publication number: 20140197872Abstract: A level shifter includes a first terminal configured to receive a first supply voltage, a second terminal configured to receive a second supply voltage, an input terminal configured to receive an input signal and an output terminal. The level shifter is configured to shift the input signal from the level of the first supply voltage to the level of the second supply voltage in outputting the output signal. The level shifter includes a storage circuit for storing the output signal value and configured, when the first supply voltage is no longer available, to force the output terminal to assume the last output voltage value stored by the storage circuit when the first supply voltage was available and before the first supply voltage was not available.Type: ApplicationFiled: January 14, 2014Publication date: July 17, 2014Applicant: STMicroelectronics S.r.l.Inventor: Agatino Antonino Alessandro
-
Publication number: 20140197873Abstract: An object of one embodiment of the present invention to provide a latch circuit includes a level shifter and a buffer in which transistors each including a channel region formed in an oxide semiconductor film are connected in series. Thus, data can be held in the latch circuit even when power is not supplied.Type: ApplicationFiled: March 14, 2014Publication date: July 17, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tatsuji Nishijima
-
Patent number: 8779830Abstract: A voltage conversion mask signal generation circuit generates a first main signal and a first mask signal by converting an output signal of the first transistor to a low-side voltage, and generating a second main signal and a second mask signal by converting an output signal of the second transistor to a low-side voltage. A mask signal generation circuit generating a third mask signal with higher sensitivity than the first and second mask signals with respect to a fluctuation in the high-side reference potential. A mask logical circuit generating a fourth mask signal by performing a AND operation between the first mask signal and the second mask signal, and masking the first and second main signals with the third and fourth mask signals; and a SR flip flop circuit generating the output signal from the masked first and second main signals.Type: GrantFiled: March 13, 2013Date of Patent: July 15, 2014Assignee: Mitsubishi Electric CorporationInventors: Takaki Nakashima, Motoki Imanishi, Kenji Sakai
-
Patent number: 8781410Abstract: According to one embodiment, a buffer circuit has a capacitor comprising a first terminal and a second terminal, an input signal being inputted to the first terminal, a first inverting amplifier circuit configured to invert and amplify a signal of the second terminal of the capacitor, a second inverting amplifier circuit configure to invert and amplify an output signal of the first inverting amplifier circuit, and a MOS (Metal Oxide Semiconductor) transistor comprising a third terminal, a fourth terminal and a gate, the third terminal being connected to the second terminal of the capacitor, the fourth terminal being connected to a connection node of the first and the second inverting amplifier circuits, an inversion signal of the input signal being inputted to the gate.Type: GrantFiled: September 20, 2011Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Jun Deguchi
-
Patent number: 8779828Abstract: A semiconductor device including a first function block operating at a first operation voltage having a first range and for generating a data signal, a second function block operating at a second operation voltage having a second range, and a voltage level control unit for performing or not performing a level shifting operation on a voltage level of the data signal depending on the existence or non-existence of a difference between the first operation voltage and the second operation voltage, and for transmitting a level-shifted data signal or the data signal to the second function block.Type: GrantFiled: March 12, 2012Date of Patent: July 15, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Heon-hee Lee, Hoi-jin Lee, Taek-kyun Shin
-
Patent number: 8779806Abstract: A floating gate driver uses a single-end level shifter to translate a set signal and a reset signal induced by a rising edge and a falling edge of a switch signal to a common output terminal to generate an output voltage for a bistable circuit to generate a level shifted switch signal. Under control of a well transient detect signal asserted by detecting noise in the output voltage, a masking circuit between the single-end level shifter and the bistable circuit masks noise in the output voltage. This configuration has lower area penalty and better noise immunity.Type: GrantFiled: February 7, 2013Date of Patent: July 15, 2014Assignee: Richtek Technology Corp.Inventors: Pei-Kai Tseng, Chien-Fu Tang, Isaac Y. Chen
-
Patent number: 8779809Abstract: A signal processing circuit of the present invention includes: first and second input terminals; an output terminal; a bootstrap capacitor; a first output section connected to the second input terminal and the output terminal; a second output section connected to the first input terminal, a first power source, and the output terminal; and an electric charge control section for controlling the electric charge of the bootstrap capacitor, the electric charge control section being connected to the first input terminal, the electric charge control section and the first output section being connected to each other via a relay section for either electrically connecting the electric charge control section and the first output section to each other or electrically blocking the electric charge control section and the first output section from each other, the electric charge control section including a resistor connected to a second power source.Type: GrantFiled: August 31, 2011Date of Patent: July 15, 2014Assignee: Sharp Kabushiki KaishaInventors: Yuhichiroh Murakami, Yasushi Sasaki, Etsuo Yamamoto
-
Patent number: 8779829Abstract: The invention provides a level shift circuit which uses a low supply voltage level shift circuit as a first level shift element and a high supply voltage level shift circuit as a second level shift element and which is configured to switch these level shift circuits in accordance with supply voltage. The low supply voltage level shift circuit is in an operating state with its power supply turned ON when supply voltage is low and in a shut-down state with the power supply turned OFF to ensure the breakdown voltages of the elements when supply voltage is high. The high supply voltage level shift circuit is in a shut-down state with its power supply turned OFF when supply voltage is low and comes into an operating state with the power supply turned ON while ensuring the breakdown voltages of elements when supply voltage is high.Type: GrantFiled: February 28, 2013Date of Patent: July 15, 2014Assignee: Panasonic CorporationInventors: Satoshi Yamaguchi, Tomohiro Hirayama
-
Publication number: 20140193003Abstract: This document discusses, among other things, a switch multiplexer having a common connector, the switch multiplexer including a first switch configured to receive a first signal at or above a ground (GND) reference and a second switch configured to receive a second signal that swings positive and negative about ground. The switch multiplexer includes a negative charge pump configured to bias the first switch with a negative charge pump voltage lower than the most negative voltage swing of the second signal when the second switch is enabled, and to bias the first switch with GND when the first switch is enabled.Type: ApplicationFiled: October 14, 2013Publication date: July 10, 2014Applicant: Fairchild Semiconductor CorporationInventor: Nickole Gagne
-
Publication number: 20140184300Abstract: A multiple power domain circuit includes a trigger circuit, a high threshold voltage circuit electrically connected to an output terminal of the trigger circuit, and a low threshold voltage circuit electrically connected to the output terminal of the trigger circuit and an output terminal of the high threshold voltage circuit. The low threshold voltage circuit comprises a pulse generator electrically connected to the output terminal of the trigger circuit, and an inverter electrically connected to an output terminal of the pulse generator, and the output terminal of the high threshold voltage circuit.Type: ApplicationFiled: May 24, 2013Publication date: July 3, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jui-Jen Wu
-
Publication number: 20140184299Abstract: A circuit includes a first capacitive device and a first latch. The first capacitive device includes a first end configured to receive a first input signal and a second end coupled with the first latch. The first latch includes a first transistor and a second transistor that are of a first type. A first terminal of the first transistor and a first terminal of the second transistor are each configured to receive a first voltage value. A second terminal of the first transistor is coupled with a third terminal of the second transistor. A third terminal of the first transistor is coupled with a second terminal of the second transistor and with the second end of the capacitive device, and is configured to provide an output voltage for the first latch.Type: ApplicationFiled: March 11, 2013Publication date: July 3, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tao Wen CHUNG, Chan-Hong CHERN, Tsung-Ching (Jim) HUANG, Chih-Chang LIN, Ming-Chieh HUANG
-
Patent number: 8766680Abstract: A voltage translation circuit (116) provides an output analog voltage signal that has a translated voltage of the voltage of an input analog voltage signal over a range of values of the input analog voltage signal. The voltage translation circuit includes an input stage (202) having a circuit node and an input transistor (210) coupled between the circuit node and a power supply terminal, wherein a gate of the input transistor is coupled to receive the input analog voltage signal; a current path circuit (204) in parallel with the input transistor, wherein the current path includes a first transistor coupled between the circuit node and the power supply terminal; and a circuit coupled to provide a variable body bias voltage to a body of the first transistor.Type: GrantFiled: September 26, 2012Date of Patent: July 1, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Xinghai Tang, Gayathri A. Bhagavatheeswaran, Hector Sanchez
-
Patent number: 8766697Abstract: An amplifier has a first pull-up path coupled between a voltage supply node and an output node, and a pull-down path coupled between the output node and a ground supply node. A second pull-up path is coupled between the voltage supply node and the output node. The second pull-up path is actuated by a feedback signal and biased by a biasing signal. An inverter circuit is operable to invert the signal at the amplifier output node to generate the feedback signal. A biasing circuit is configured to generate the biasing signal. The biasing circuit is configured to control a relative strength of the pull-down path to the second pull-up path, wherein the pull-down path is stronger than the second pull-up path in a manner that is consistently present over all PVT corners.Type: GrantFiled: August 1, 2012Date of Patent: July 1, 2014Assignee: STMicroelectronics International N.V.Inventors: Adeel Ahmad, Chandrajit Debnath
-
Patent number: 8766696Abstract: A voltage level shifting circuit with an input terminal and an output terminal. The level shifting circuit has a field-effect transistor (FET) switch with a gate attached to the input terminal, a drain attached to the output terminal and a source attached to a current changing mechanism. The current changing mechanism includes a current mirror circuit having an output connected between the source and an electrical earth. The output of the current mirror circuit is preferably adapted to change a current flowing between the drain and the source based on an input voltage applied to the gate.Type: GrantFiled: January 27, 2011Date of Patent: July 1, 2014Assignee: Solaredge Technologies Ltd.Inventor: Meir Gazit
-
Publication number: 20140176223Abstract: A level shifter comprising a first driver transistor for receiving an input signal. A gate-controlled transistor coupled to the first driver transistor. A second driver transistor coupled to the gate controlled transistor. An output coupled to the second driver transistor, wherein the gate-controlled transistor is for receiving a predetermined gate voltage when the output voltage exceeds a predetermined value.Type: ApplicationFiled: February 25, 2014Publication date: June 26, 2014Applicant: CONEXANT SYSTEMS, INC.Inventors: Lorenzo Crespi, Christian Larsen, Lakshmi P. Murukutla, Ketan B. Patel
-
Publication number: 20140176221Abstract: An apparatus includes a sense amplifier that has a sense amplifier differential output. The sense amplifier may be in a first power domain. The apparatus may include level shifting circuitry that has a level shifter differential output. The level shifting circuitry may be coupled to the sense amplifier differential output. The level shifting circuitry may include a first transistor and a second transistor. A first sense amplifier output of the sense amplifier differential output may be coupled to the first transistor, and a second sense amplifier output of the sense amplifier differential output may be coupled to the second transistor. The apparatus may further include a latch to store data. The latch may be coupled to the level shifter differential output. The latch is in a second power domain that is different from the first power domain.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Applicant: QUALCOMM IncorporatedInventors: Jentsung Lin, Paul D. Bassett
-
Publication number: 20140176222Abstract: A signal receiver includes first and second bias circuits that receive an input signal and convert the input signal to respective first and second bias signals. The signal receiver also includes a first inverter comprising a PMOS device and an NMOS device, each device has a source, a drain, and a gate. When the voltage magnitude of the first bias signal is smaller than that of the input signal, the gate of the PMOS device is coupled to the first bias signal and the gate of the NMOS device is coupled to the input signal. When the voltage magnitude of the first bias signal is greater than that of the input signal, the gate of the NMOS device is coupled to the first bias signal and the gate of the PMOS device is coupled to the input signal.Type: ApplicationFiled: April 2, 2013Publication date: June 26, 2014Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Patent number: 8760211Abstract: A level converter includes a level conversion circuit, which is provided between a reference power supply line having a reference voltage level and a first power supply line coupled to a first power supply outputting a first voltage level, which inputs a first signal and outputs a second signal, the first signal having a first logic level and a second logic level, the second signal having a first logic level and a second logic level; a control signal generating circuit to output a control signal having the reference voltage level when a second power supply outputting the second voltage level is turned off and the first voltage level when the second power supply is turned on; and a coupling circuit to control an electrically connection between the first power supply line and an output node of the level conversion circuit based on the control signal.Type: GrantFiled: September 20, 2012Date of Patent: June 24, 2014Assignee: Fujitsu LimitedInventors: Tatsuya Sakae, Yasutaka Kanayama, Noriyuki Tokuhiro
-
Patent number: 8760212Abstract: A level shifter and method are disclosed. In one embodiment, the level shifter includes a DC biasing component connected with both an AC coupling component and a high voltage output amplifier. The AC coupling component receives an input signal from a low voltage domain and output a first voltage signal. The DC biasing component is configured to bias the first voltage signal using a bias voltage based on a previous output signal in a high voltage domain. The high voltage output amplifier is configured to amplify the DC biased voltage signal in the high voltage domain and provide an output signal in the high voltage domain.Type: GrantFiled: October 31, 2012Date of Patent: June 24, 2014Assignee: Broadcom CorporationInventor: Erol Arslan
-
Patent number: 8754672Abstract: A reversible, switched capacitor voltage conversion apparatus includes a plurality of individual unit cells coupled to one another in stages, with each unit cell comprising multiple sets of inverter devices arranged in a stacked configuration, such that each set of inverter devices operates in separate voltage domains wherein outputs of inverter devices in adjacent voltage domains are capacitively coupled to one another such that a first terminal of a capacitor is coupled to an output of a first inverter device in a first voltage domain, and a second terminal of the capacitor is coupled to an output of a second inverter in a second voltage domain; and wherein, for both the first and second voltage domains, outputs of at least one of the plurality of individual unit cells serve as corresponding inputs for at least another one of the plurality of individual unit cells.Type: GrantFiled: March 14, 2012Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Robert H. Dennard, Brian L. Ji
-
Patent number: 8754698Abstract: A circuit for signal voltage transmission within a driver contains, on its primary side, a signal input for a first signal voltage, a current source for a current correlated with the first signal voltage, a connecting line for the current, the connecting line leading from the current source to the secondary side of the driver, and, on the secondary side, a current-voltage converter for converting the current into a second signal voltage correlated with the current, and a signal output for the second signal voltage. On the primary side, the first signal voltage is applied to the signal input, the current source generates a current correlated with the signal voltage, and the current passes to the secondary side via the connecting line. On the secondary side, the current-voltage converter converts the current into the second signal voltage and the second signal voltage is output at the signal output.Type: GrantFiled: March 2, 2009Date of Patent: June 17, 2014Assignee: Semikron Elektronik GmbH & Co. KGInventors: Roland Bittner, Rene Hopperdietzel, Alexander Suchan
-
Publication number: 20140159795Abstract: An AC coupling circuit is provided that has a level shifter circuit having a p input voltage and an n input voltage and producing a p output voltage and a p output voltage. There is a common mode voltage adjustment feedback circuit configured to cause a common mode voltage output to tend towards a specified reference voltage, the common mode voltage output being an average of the p output and n output voltages of the level shifter circuit. In combination, the level shifter circuit and the feedback circuit allow the interconnection of a first circuit that operates at a first, unspecified, common mode voltage to be connected to a second circuit having a required common mode voltage. The level shifter may be formed of adjustable components such that the frequency response of the level shifter circuit can be adjusted to compensate for a frequency response of an interconnect between the first circuit and the second circuit.Type: ApplicationFiled: December 6, 2012Publication date: June 12, 2014Applicant: CORTINA SYSTEMS, INC.Inventor: Shawn Lawrence SCOUTEN
-
Patent number: 8749292Abstract: Embodiments of the present invention provide a voltage level shifter used to translate a binary input signal representing a binary sequence to a binary output signal representing the same binary sequence. The input signal is provided by an input voltage varying between a first input voltage level and a second input voltage level. The output signal is provided by an output voltage varying between a first output voltage level and a second output voltage level. The output signal has a delay relative to the input signal, and the voltage level shifter has a leakage current. The voltage level shifter has a first operating mode and a second operating mode. In the second operating mode, the delay is shorter while the leakage current is higher than in the first operating mode.Type: GrantFiled: April 22, 2010Date of Patent: June 10, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Michael Priel, Sergey Sofer, Dov Tzytkin
-
Patent number: 8751982Abstract: A method and circuit for implementing a dual speed level shifter with automatic mode control, and a design structure on which the subject circuit resides are provided. A low speed level shifter and a high speed level shifter are used to provide a wide frequency range of operation. The circuit operates in one of a low speed mode or a high speed mode. The appropriate mode is selected automatically by detecting the frequency of the signal to be level shifted. When the incoming signal is slower than a reference frequency, the low speed level shifter is selected, and when the incoming signal is faster than the reference frequency, the high speed level shifter is selected.Type: GrantFiled: September 2, 2012Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: Joel T. Ficke, David M. Friend, Grant P. Kesselring, James D. Strom, Jianguo Yao
-
Patent number: 8749272Abstract: The present disclosure relates to an Apparatus comprising at least one resistive voltage divider and at least two inverters, wherein the resistive voltage divider is coupled between a first supply potential terminal (VDD) and a second supply potential terminal (VSS), wherein the voltage divider comprises a first resistor, a second resistor, a third resistor and a fourth resistor being serially connected, and wherein a first connection point of the second resistor and the third resistor is connected to an voltage input, and a second connection point of the first resistor and the second resistor is connected to the input side of a first inverter, and a third connection point of the third resistor and the fourth resistor is connected to the input side of a second inverter, wherein the first inverter and the second inverter are configured to provide a first output voltage if a first voltage is applied to the voltage input, and the first inverter and the second inverter are configured to provide a second output voType: GrantFiled: May 9, 2013Date of Patent: June 10, 2014Assignee: Texas Instruments Deutschland GmbHInventors: Ulrich Schacht, Oliver Piepenstock
-
Patent number: 8749276Abstract: A signal buffer circuit includes a buffer to conduct a buffering operation for transmitting a signal to a subsequent unit; a resistor connected between an input side and an output side of the buffer; and a variable impedance device connected in series to the output side of the buffer. The variable impedance device is at low impedance when the buffer is conducting the buffering operation and at high impedance when the buffer is not conducting the buffering operation.Type: GrantFiled: October 3, 2011Date of Patent: June 10, 2014Assignee: Ricoh Company, Ltd.Inventor: Masamoto Nakazawa
-
Publication number: 20140152352Abstract: A level shifter includes a latch supplied at a first voltage VDD1. First and second switches are connected in series with first and second latches and are cross-coupled to maintain the state of the latches during a stability period. A controller responds to a change of state of an input signal at a voltage different from the first voltage at an end of the stability period to deactivate both the first and second switches, to cause third and fourth switches to deactivate both the first and second latches during a transition period, and subsequently to change the state of the latch and maintain the changed state during the subsequent stability period. This avoids undesirable compromise between current consumption and transfer delay, as in a conventional level shifter.Type: ApplicationFiled: February 9, 2014Publication date: June 5, 2014Inventor: MENG WANG