With Differential Amplifier Patents (Class 327/89)
-
Patent number: 7843231Abstract: A temperature-compensated voltage comparator (301) that compares first and second input voltages includes first and second bipolar junction transistors (BJTs) (221 and 222) that convert the first and second input voltages to first and second input currents, respectively. The first and second BJTs share a same thermal environment and their currents are dependent upon temperature. A temperature-compensating circuit (350), which includes a zero thermal coefficient reference (419), generates a logarithmic temperature-compensating factor that compensates for temperature dependency of the first and second BJTs. The temperature-compensating circuit receives one of the input currents, and outputs a temperature-compensated current that is said input current multiplied by the logarithmic temperature-compensating factor. The temperature-compensating circuit shares a thermal environment with the first and second BJTs.Type: GrantFiled: April 20, 2009Date of Patent: November 30, 2010Assignee: Freescale Semiconductor, Inc.Inventor: Angel Maria Gomez Arguello
-
Patent number: 7843229Abstract: Disclosed is a signal output circuit comprising: a first transistor of an emitter follower configuration, which receives an input signal; a second transistor of an emitter follower configuration, which receives the input signal, and has an output connected to an external load (106); a comparator circuit which has an input pair connected via resistors to emitters of the first and the second transistors; a first current mirror circuit which has an input connected to an output of a first current source transistor and an output connected to an emitter of the first transistor; and a second current mirror circuit which has an input connected to a connection node of an output of a second current source transistor and an output of the comparator circuit, and has an output connected to an emitter of the second transistor.Type: GrantFiled: March 25, 2009Date of Patent: November 30, 2010Assignee: NEC Electronics CorporationInventors: Kenji Kimura, Masanori Sato
-
Patent number: 7843230Abstract: A comparator circuit for providing hysteresis comprises first and second differentially coupled transistors. The first of the differentially coupled transistors provides drain current to first and second load transistors. The second of the differentially coupled transistors provides drain current to third and fourth load transistors. In one example embodiment, the drain of the first of the differentially coupled transistors also drives the gate of the first and third load transistors, while the drain of the second of the differentially coupled transistors drives the gate of the second and fourth transistors.Type: GrantFiled: February 23, 2009Date of Patent: November 30, 2010Assignee: Marvell International Ltd.Inventors: David Gozali, Hong Liang Zhang
-
Publication number: 20100283511Abstract: The present invention is directed for a comparator circuit used in an analog-to-digital converter, and more particularly, for a low power consumption low kick-back noise comparator circuit for an analog-to-digital converter, which can significantly reduce kick-back noise generated in a signal input stage due to a signal regeneration method employed in a signal comparing operation and can efficiently reduce power consumption.Type: ApplicationFiled: May 4, 2010Publication date: November 11, 2010Applicant: POSTECH ACADEMY- INDUSTRY FOUNDATIONInventors: Jun Hyun BAE, Hong June PARK
-
Patent number: 7821304Abstract: A semiconductor device stabilizes an operation of an input buffer. A semiconductor device includes an input potential detection unit, an input buffer, and a current sink unit. The input potential detection unit outputs a detection signal in response to a level of an input signal. The input buffer buffers the input signal by differentially amplifying the input signal through a first current sink unit. The current sink unit receives the detection signal, and in response to the detection signal, performs an auxiliary differential amplifying operation with respect to the input signal buffered by the input buffer.Type: GrantFiled: June 13, 2008Date of Patent: October 26, 2010Assignee: Hynix Semiconductor Inc.Inventors: Mi Hye Kim, Jae Jin Lee
-
Patent number: 7804333Abstract: An input buffer circuit is disclosed. The input buffer circuit includes a buffer configured to receive an input signal and differentially amplify and buffer the received input signal, and a current regulator for regulating the amount of current in the buffer at a turn-on level which depends on a level of a voltage inputted thereto.Type: GrantFiled: June 27, 2007Date of Patent: September 28, 2010Assignee: Hynix Semiconductor Inc.Inventor: Mi Hye Kim
-
Patent number: 7787526Abstract: An interface circuit for a multi-differential embedded-clock channel for communicating data provides efficient utilization of the bandwidth of the channel. The interface circuit includes at least four first signals, at least four second signals, and a multi-differential amplifier. The multi-differential amplifier is coupled to the first and second signals. The multi-differential amplifier is adapted to generate the second signals by amplifying, for all combinations of two of the first signals, differential transitions between the two of the first signals. Each of a plurality of symbols of the data has a corresponding one of the differential transitions, and the differential transitions are serially communicated through the channel.Type: GrantFiled: July 12, 2005Date of Patent: August 31, 2010Inventor: James Ridenour McGee
-
Publication number: 20100195414Abstract: A level detector, an internal voltage generator including the level detector, and a semiconductor memory device including the internal voltage generator are provided. The internal voltage generator includes a level detector that compares a threshold voltage that varies with temperature with an internal voltage to output a comparative voltage, and an internal voltage driver that adjusts an external supply voltage in response to the comparative voltage and that outputs an internal voltage.Type: ApplicationFiled: January 22, 2010Publication date: August 5, 2010Inventors: Ki-Heung Kim, Yong-Ho Cho, Ji-Hoon Lim, Seong-Jin Jang, Tae-Yoon Lee
-
Patent number: 7746122Abstract: Disclosed are an input buffer, and more particularly, a technique that is capable of improving the operation speed of the input buffer by improving response speed with respect to an input signal. The input buffer includes a buffer unit that operates when an activation control signal is activated, compares the voltage of an input signal to a preset reference voltage, and outputs the result of the comparison to an output node, a driving unit that performs driving control on an output of the buffer unit, and outputs an output signal, and a pull-down control unit that outputs a pull-down control signal that has a high pulse for a predetermined time when transition of a potential of the input signal occurs.Type: GrantFiled: December 12, 2006Date of Patent: June 29, 2010Assignee: Hynix Semiconductor Inc.Inventor: Hoe Kwon Jeong
-
Patent number: 7737753Abstract: Method and device for adjusting or setting an electronic device (1) exhibiting at least one input for an external input signal and at least one output signal output, the value or the state of the output signal being a function of the values or of the state of the input signal. A memory circuit (9) for the value of an adjustment signal is linked to an adjustment input of the electronic device. A circuit (11) increments/decrements said adjustment value stored in said memory circuit. A switching circuit (12) switches said input of the electronic device to a predetermined state and links said output of the electronic device to said memory circuit via said incrementing/decrementing circuit. Said incrementing/decrementing circuit (11) is adapted for adjusting the value of said adjustment signal so that, when said input is switched to said predetermined state, the value or the state of said output signal tend to or attain a predetermined value or a predetermined state.Type: GrantFiled: December 22, 2006Date of Patent: June 15, 2010Assignees: Universite Joseph Fourier, Centre National de la Recherche Scientifique-CNRSInventor: Daniel Kwami Dzahini
-
Publication number: 20100134150Abstract: A power integration circuit includes: a first transistor having a control electrode connected to a first voltage source to be supplied with a control signal therefrom, the first transistor being connected between a switch and a ground. A sense resistor has one end connected to the ground. A second transistor has a control electrode connected to the first voltage source to be applied with a control signal therefrom, with the second transistor being connected between the switch and the other end of the sense resistor. The power integration circuit further includes: a comparator for comparing the sense voltage with the reference voltage and delivering a difference between the sense voltage and the reference voltage to a logic circuit.Type: ApplicationFiled: November 30, 2009Publication date: June 3, 2010Inventors: Sung-Min Park, Seok-Hoon Bang
-
Patent number: 7729453Abstract: Systems and methods for determining a slicing level which is used as a threshold to determine whether timeslots of an incoming data signal contain ones or zeros. The method of one embodiment comprises receiving a data signal, identifying a maximum level of the data signal, identifying a minimum level of the data signal, determining an average of the minimum and maximum levels, and then using the average of the minimum and maximum levels as a slicing level to identify bits of a data packet embodied in the data signal.Type: GrantFiled: April 25, 2003Date of Patent: June 1, 2010Inventors: Bing Li, David Wolf, James Plesa, Lakshman S. Tamil
-
Patent number: 7667534Abstract: In one embodiment, a method for a control interface includes: receiving a signal conveying bits of information over a single line; and for each bit of information, comparing the proportion of time that the signal on the single line is low versus the proportion of time that the signal on the single line is high for a respective bit period defined from one operative edge of the signal to the next operative edge of the signal in order to determine a logic value for that bit of information.Type: GrantFiled: March 15, 2007Date of Patent: February 23, 2010Assignee: Fairchild Semiconductor CorporationInventor: Jonathan Klein
-
Publication number: 20100033214Abstract: A high voltage input receiver with hysteresis using low voltage transistors is disclosed. In one embodiment, an input receiver circuit includes a hysteresis comparator circuit, based on a plurality of low voltage transistors, for generating a first output voltage by comparing an external voltage and a reference voltage and a stress protection circuit for preventing the plurality of low voltage transistors of the hysteresis comparator circuit from exceeding their reliability limits. In addition, the reference voltage is used to set a positive trip point and a negative trip point. Moreover, the input receiver circuit includes a source follower circuit for transferring the first output voltage to an output node of the source follower circuit from a voltage level of a VDDIO to a voltage level of a VDD.Type: ApplicationFiled: August 8, 2008Publication date: February 11, 2010Inventors: Vani Deshpande, Anuroop Iyengar, Pramod Elamannu Parameswaran, Pankaj Kumar
-
Publication number: 20090261863Abstract: A start signal detection circuit includes a wave-detection circuit 1 outputting a voltage in accordance with an envelope of a radio signal from an output point B, a reference voltage generation circuit 2 outputting a voltage at the output point B at a non-signal state as a reference voltage to a reference point C, and a differential amplification circuit 3 amplifying and outputting a voltage difference between the output point B and the reference point C.Type: ApplicationFiled: April 13, 2009Publication date: October 22, 2009Applicant: NEC Electronics CorporationInventor: Tomonobu KURIHARA
-
Patent number: 7579878Abstract: A comparator includes a differential pair of transistors providing a first amplification stage and receiving inverting and non-inverting input signals. An output transistor is coupled to the differential pair of transistors providing a second amplification stage and transitioning the output signal state when the non-inverting input signal is larger than the inverting input signal. The output node of one of the differential pair of transistors is connected to an input node of a current-tail transistor. The output node of the other differential transistor is connected to an input node of the output transistor. The other nodes of the differential pair of transistors are connected to each other and are coupled to an output node of the current-tail transistor. The output nodes of the differential pair of transistors and an output node of the output transistor are each coupled to a separate current generator that may include a complex impedance element.Type: GrantFiled: August 31, 2006Date of Patent: August 25, 2009Assignee: ITT Manufacturing Enterprises, Inc.Inventor: Florin Pera
-
Patent number: 7573302Abstract: There is provided a differential signal comparator which maintains the duty ratio of complementary input signals. The differential signal comparator includes differential amplifier circuits 1 and 2 receiving complementary input signals, a plurality of current amplifier circuits 3 to 6 for amplifying current output from the differential amplifier circuits and a current arithmetic operation circuit 7 for an arithmetic operation of an output from the plurality of current amplifier circuits 3 to 6 at the time of converting the differential signal between the complementary input signals into a voltage of CMOS level, wherein a capacitive load of an output of the differential amplifier circuit is constant independent of a level of the input signals. A voltage signal which is current-voltage converted to a complementary CMOS level signal is input into a differential comparator to obtain a single end CMOS level signal.Type: GrantFiled: December 20, 2007Date of Patent: August 11, 2009Assignee: Canon Kabushiki KaishaInventor: Hiroyuki Nakamura
-
Patent number: 7570083Abstract: A high-speed receiver suitable for applications that desire a common-mode voltage range from approximately 0.7V to approximately 0.9V is arranged by coupling first and second differential pair circuit architectures based on first and second current-steering schemes into the same path to generate an output signal. The high-speed receiver includes first and second differential pair circuits. The first differential pair circuit is coupled to a first current-steering path via a first port and a second current-steering path via a second port. The second differential pair circuit is coupled to the first current-steering path via a third port and the second current-steering path via a fourth port. A bridge circuit is interposed between the first and second differential pair circuits. The bridge circuit integrates the first and second current-steering paths in a single-stage of the high-speed receiver assembly.Type: GrantFiled: April 27, 2007Date of Patent: August 4, 2009Assignee: Avago Technologies Enterprise IP (Singapore) Pte. Ltd.Inventors: Manuel Salcido, Michelle Marie Gentry, Ryan Korzyniowski
-
Patent number: 7567628Abstract: A self-biasing slicer includes a self-biased differential transistor pair. As a result of the self-biasing, the slicer may receive input signals without the use of AC coupling. That is, a differential input signal may be fed directly to the inputs of the differential transistor pair. The differential pair circuit may incorporate a self-biased load and a self-biased current source. The slicer also may include a matched output stage with inverters that provide a rail-to-rail output. Here, the inverters may incorporate components that are matched with components of the differential pair.Type: GrantFiled: February 11, 2005Date of Patent: July 28, 2009Assignee: Broadcom CorporationInventor: Hooman Darabi
-
Patent number: 7564272Abstract: A differential amplifier is disclosed. The differential amplifier includes a first load element coupled between a first voltage and a first node. A second load element is coupled between the first voltage and a second node. A current source is coupled between a second voltage and a third node. A first input element is coupled between the first node and the third node and receives an input signal so as to adjust a voltage level of the first node. A second input element is coupled between the second node and the third node and receives a reference voltage signal so as to adjust a voltage level of the second node. A third input element is coupled between the second node and the third node and receives the input signal so as to adjust the voltage level of the second node.Type: GrantFiled: September 26, 2006Date of Patent: July 21, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: In-soo Park
-
Patent number: 7560958Abstract: A direct relationship exists between an integrated comparator's propagation delay and the input differential pair's bias current and overdrive voltage. A new method using a pulsed bias scheme for the input differential pair improves propagation delay by more than one order of magnitude without increasing significantly the average quiescent current, as long as the pulse width of the bias current is small relative to the system clock. A voltage limiter optimizes the comparator's transition time and a built-in hysteresis circuit minimizes spurious output transitions whenever the pulsed bias current pulse changes state. The bias current pulse and sampling of the comparator occur in predefined relation to the system clock.Type: GrantFiled: July 14, 2003Date of Patent: July 14, 2009Assignee: National Semiconductor CorporationInventor: Francisco Javier Guerrero Mercado
-
Publication number: 20090128194Abstract: Method and device for adjusting or setting an electronic device (1) exhibiting at least one input for an external input signal and at least one output signal output, the value or the state of the output signal being a function of the values or of the state of the input signal. A memory circuit (9) for the value of an adjustment signal is linked to an adjustment input of the electronic device. A circuit (11) increments/decrements said adjustment value stored in said memory circuit. A switching circuit (12) switches said input of the electronic device to a predetermined state and links said output of the electronic device to said memory circuit via said incrementing/decrementing circuit. Said incrementing/decrementing circuit (11) is adapted for adjusting the value of said adjustment signal so that, when said input is switched to said predetermined state, the value or the state of said output signal tend to or attain a predetermined value or a predetermined state.Type: ApplicationFiled: December 22, 2006Publication date: May 21, 2009Inventor: Daniel Kwami Dzahini
-
Publication number: 20090128195Abstract: An integrated circuit comparator comprises a differential amplifier, a source follower circuit coupled to a gate terminal of a first transistor in the differential amplifier, and an output circuit. One or more source follower circuits may be utilized in connection with the differential amplifier, and one or more source follower circuits may be utilized in connection with the output circuit.Type: ApplicationFiled: January 22, 2009Publication date: May 21, 2009Inventor: Leonard Forbes
-
Patent number: 7525350Abstract: A precise over-voltage comparator exhibits zero-waiting-current characteristics during normal working conditions. An NMOS transistor is used in conjunction with other circuit elements to regulate the over-voltage comparator. For normal power supply voltages, the comparator stays in standby status and does not consume quiescent current.Type: GrantFiled: July 31, 2007Date of Patent: April 28, 2009Assignee: Shenzhen STS Microelectronics Co., Ltd.Inventors: Ni Zeng, Gangqiang Zhang
-
Patent number: 7514969Abstract: A conventional driver circuit has difficulty in controlling output voltages such as an output amplitude and a middle voltage in a CML circuit. Furthermore, in another conventional driver circuit, a high level of an output voltage in the CML circuit is dropped from a power supply voltage. To solve these problems, disclosed is a driver circuit including: an amplitude converter which converts the amplitude of a differential output signal and outputs a differential output signal; an amplitude setting unit which sets the amplitude of the differential output signal; and a common voltage setting unit which sets a center potential of the amplitude of the differential output signal.Type: GrantFiled: August 2, 2007Date of Patent: April 7, 2009Assignee: NEC Electronics CorporationInventor: Masashi Nakagawa
-
Patent number: 7511538Abstract: A data input buffer in a semiconductor is capable of avoiding operation speed deterioration of the data input buffer due to the temperature condition or process characteristic. The data input buffer in a semiconductor device includes an input detecting unit for detecting logic level of input data by comparing the voltage level of the input data with a reference voltage, a current driving capability adjusting unit for adjusting current driving capability of the input detecting unit based on at least one of temperature condition and process characteristic, and a buffering unit for buffering the output signal from the input detecting unit.Type: GrantFiled: July 21, 2005Date of Patent: March 31, 2009Assignee: Hynix Semiconductor Inc.Inventors: Hee-Bok Kang, Jin-Hong Ahn
-
Patent number: 7511565Abstract: An integrated circuit comprises a gain stage circuit coupled to a compensation circuit. Both the gain stage circuit and the compensation circuit respectively comprise a first current source and a second current source that are subject to the same process variations. A negative feedback circuit is used to generate a corrective current in relation to the second current source, indicative of a current that needs to flow through a load in addition to a current flowing through the second current source in order for a variable voltage to be substantially equal to a reference voltage used to drive the first and second current sources. A compensating current corresponding to the corrective current generated for the second current source is applied to the first current source to compensate for process variation in the gain stage circuit in respect to the first current source.Type: GrantFiled: June 19, 2006Date of Patent: March 31, 2009Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Fesseha Tessera Seifu, Marco Fornasari, Samir Aboulhouda
-
Patent number: 7489115Abstract: Method in low voltage net data transmission system for keeping the signal level of transmission constant on the net voltage rail or on wall outlet. In the method the feedback signals are taken wired or wirelessly from one or some locations of the actual apparatus or supply cable to the measuring and handling unit (60) of transmitting signals and further to the process unit (70) of sample and holding circuits (S & H) or of corresponding means and control means (CONTROL), by which unit the control signal (URC) and/or ULC) is taken to steer the output signal or output voltage of blocks (10, 20, 40 and/or 50) in a depending way from load impedance (ZLOAD) and from the series impedance (ZW) of supply cable (LW) so that the amplitude (ULOAD) of transmission signal level (ULOAD) on voltage rail or some location of the supply cable or on wall outlet is constant or almost constant.Type: GrantFiled: March 30, 2004Date of Patent: February 10, 2009Inventor: Jorma Kullervo Romunen
-
Patent number: 7477704Abstract: Methods and apparatuses for detecting digital signals in high speed signaling systems. In at least one embodiment, at least one received input signal is combined with a plurality of predetermined reference signals according to a plurality of prior digital signal output states to generate a signal for detecting a present digital signal output state. In one aspect of the invention, a method for determining a digital signal state in a differential signaling system includes: comparing a first differential input signal to a second differential input signal; determining a prior digital signal output state; comparing the first differential input signal to one of a first reference voltage and a second reference voltage; comparing the second differential input signal to one of the first reference voltage and the second reference voltage; and determining a present digital signal output state from the prior digital signal output state and from all of the comparisons.Type: GrantFiled: April 16, 2003Date of Patent: January 13, 2009Assignee: Apple Inc.Inventor: William Cornelius
-
Patent number: 7471118Abstract: An apparatus comprising a first comparator circuit, a second comparator circuit, a third comparator circuit, and a difference circuit. The first comparator circuit may be configured to generate a first intermediate current in response to a first input voltage and a second input voltage. The second comparator circuit may be configured to generate a second intermediate current in response to the first input voltage and the second input voltage. The third comparator circuit may be configured to generate an intermediate reference current in response to a first reference voltage and a second reference voltage. The difference circuit may be configured to generate a first compare voltage and a second compare voltage in response to the first intermediate current, the second intermediate current, and the intermediate reference current. The apparatus may indicate a squelch condition when the first compare voltage is greater than the second compare voltage.Type: GrantFiled: May 11, 2007Date of Patent: December 30, 2008Assignee: LSI CorporationInventor: Chunbo Liu
-
Publication number: 20080315924Abstract: A differential comparator is provided. The comparator receiving two differential signals and generating a comparison result represented by an output signal on one of two output terminals respectively on two current paths. The comparator comprises two pairs of latch transistors respectively disposed on the two current paths and two pairs of input transistors respectively disposed on the two current paths, wherein gates of the latch transistors on one of the current paths are commonly coupled to the output terminal between the latch transistors on the other current path, gates of the input transistors on one of the current paths respectively receives an input signal of one of the differential signals and a reference signal of the other differential signal and each of the input transistors is disposed between the output terminal and one of the latch transistors on the current path thereof.Type: ApplicationFiled: June 22, 2007Publication date: December 25, 2008Applicant: HIMAX TECHNOLOGIES LIMITEDInventors: Tsung-Yi Su, Kuo-Chan Huang
-
Patent number: 7453104Abstract: In an operational amplifier including first and second power supply terminals, first and second input terminals, and a first and second output terminals, a first differential amplifier circuit includes first and second MOS transistors with a common source connected to a first tail current source, first and second load resistors and a first non-doped MOS transistor connected between the first and second resistors and the second power supply terminal. A second differential amplifier circuit includes third and fourth MOS transistors with a common source connected to a second tail current source, third and fourth load resistors and a second non-doped MOS transistor connected between the third and fourth load resistors and the second power supply terminal.Type: GrantFiled: January 21, 2005Date of Patent: November 18, 2008Assignee: NEC Electronics CorporationInventor: Toshiyuki Etoh
-
Publication number: 20080231327Abstract: A signal transfer system. A first device operates with a first voltage and outputs a first signal and a second signal. A protection circuit receives the first and second signals and outputs the first and second signals when the first voltage is greater than or equal to a predetermined voltage, and provides a third signal and a fourth signal when the first voltage is smaller than the predetermined voltage. A delay circuit delays the second and fourth signals to generate a first delay signal and a second delay signal, respectively. A second device operates with the first signal and the first delay signal when the first voltage is greater than or equal to the predetermined voltage, and operates with the third signal and the second delay signal when the first voltage is smaller than the predetermined voltage.Type: ApplicationFiled: March 20, 2008Publication date: September 25, 2008Applicant: QISDA CORPORATIONInventor: Hsin-Nan Lin
-
Publication number: 20080180135Abstract: A hysteresis circuit applied to a comparator and an amplifier circuit thereof are provided. A hysteresis circuit is disposed on a positive feedback path of the comparator, such that the comparator resists noise interferences, and the hysteresis circuit has a feature of not affecting the feedback voltage signal, thereby making the hysteresis range of the comparator be more precise.Type: ApplicationFiled: January 29, 2007Publication date: July 31, 2008Applicant: INVENTEC CORPORATIONInventor: Cheng-Shun Fan
-
Patent number: 7394872Abstract: A data receiver that is capable of precisely detecting data at high speed even at a high frequency after receiving differential reference signals and data in synchronization with a clock signal, and a method for receiving data, are provided. The receiver includes an amplifier which compares differential reference signals with input data and outputs first differential reference signals based on the results of the comparison; and a folded differential voltage sensor which amplifies the difference between the first differential signals in synchronization with a clock signal and detects the input data.Type: GrantFiled: July 24, 2002Date of Patent: July 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Byong-Mo Moon
-
Patent number: 7372307Abstract: A current monitoring circuit for DC-DC switching converters includes a track and latch comparator circuit (30) having a preamplifier (32) that is controlled independently of a latch circuit (34). The comparator is small and operates very fast and with improved sensitivity. For example, the preamplifier circuit is disabled when the latch stage is making its decision to avoid noise and input disturbances from affecting the latch stage. This selective disabling feature speeds up the signal processing of the comparator and allows it to work in parallel with other circuits. The latch stage can make its decision later, regardless of any further activity at the inputs of the comparator.Type: GrantFiled: September 5, 2006Date of Patent: May 13, 2008Assignee: Texas Instruments IncorporatedInventor: Dolly Y. Wu
-
Patent number: 7348807Abstract: An electric circuit for providing a selection signal being used to select a control value of a control variable which oscillates, at steady state, about a reference value about a first control value and a second control value with a first period duration comprises a first differential circuit which provides a first current being dependent on a difference between the first control value and the reference value. The electric circuit further comprises a second differential circuit which provides a second current being dependent on a difference between the reference value and the second value and a first node at which a differential current between the first current and the second current is formed. The differential current forms the selection signal indicating if the first control value or the second value is to be selected in order to minimize a difference between the reference signal and control variable.Type: GrantFiled: September 2, 2005Date of Patent: March 25, 2008Assignee: Infineon Technologies AGInventors: Vincenzo Costa, Christian Müller
-
Patent number: 7336120Abstract: The circuit has an output stage comprising a current source and a current sink. The circuit also has a comparison stage operable to compare a current mirrored from the current source with a current mirrored from the current sink to determine a difference therebetween. The mirrored currents may be a fraction of their corresponding output currents. Moreover, the fractions may be different from each other. A first current boost stage in the circuit is operable to provide a controlled current boost to the output stage if the difference between the compared currents crosses a threshold. The current boost may be a current sink boost or a current source boost.Type: GrantFiled: May 11, 2005Date of Patent: February 26, 2008Assignee: National Semiconductor CorporationInventor: Kenneth J. Carroll
-
Patent number: 7336108Abstract: A semiconductor integrated circuit includes a pump circuit configured to raise an external power supply voltage to generate a stepped-up voltage, and a detector circuit configured to detect the stepped-up voltage generated by the pump circuit to control activation/deactivation of the pump circuit, wherein the detector circuit includes a differential amplifier configured to compare the stepped-up voltage with a reference voltage, and a current control circuit configured to control an amount of a bias current running through the differential amplifier in response to the activation/deactivation of the pump circuit.Type: GrantFiled: May 12, 2005Date of Patent: February 26, 2008Assignee: Fujitsu LimitedInventor: Atsushi Takeuchi
-
Patent number: 7332939Abstract: A comparator system for comparing a level of an input signal with a level of a reference signal comprises a first comparator configured to input the input signal to one of input terminals thereof and the reference signal to the other of input terminals thereof, a second comparator configured to input the reference signal to one of input terminals thereof and the input signal to the other of input terminals thereof, and a control circuit configured to input an output of the first comparator and an output of the second comparator. The control circuit selects one of the outputs of the first and second comparators quicker in level change timing, and controls an output signal of the control circuit at the level change timing of the selected output.Type: GrantFiled: September 13, 2004Date of Patent: February 19, 2008Assignee: Sanyo Electric Co., Ltd.Inventors: Shinichi Yamasaki, Masanori Okubayashi
-
Patent number: 7283596Abstract: A PAM-4 data slicer includes first, second, and third comparators which provide first, second, and third thresholds, respectively. Each of the comparators has an offset. The first and third comparators have an offset generating arrangement at their outputs to provide the first and third comparator circuits with symmetrical offsets.Type: GrantFiled: July 8, 2003Date of Patent: October 16, 2007Assignee: Avago Technologies General IP (Singapore) Pte LtdInventor: William W. Brown
-
Patent number: 7233176Abstract: A CMOS input buffer supporting multiple I/O standards and having a pair of NMOS and PMOS differential receivers, each having a first input connected to an input pad and a second input connected to a reference voltage, a first multiplexer connected to the control terminal of the current sink of the NMOS differential receiver and having one input connected to the positive supply terminal, and a second multiplexer connected to the control terminal of the current source of the PMOS differential receiver and having one input connected to the negative supply terminal or ground. The buffer further includes an inverter connected to a combined output of the PMOS and NMOS differential receivers and having an output connected to the second input of the first and second multiplexer, and a configuration storage bit for selecting the desired inputs of the first and second multiplexer, thereby supporting high speed standards as well as general purpose standards while reducing static power dissipation.Type: GrantFiled: December 23, 2004Date of Patent: June 19, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Manoj Kumar Sharma, Rajat Chauhan
-
Patent number: 7233175Abstract: An amplitude limiting value can be set to an intended value of a designer and the dependence of the amplitude limiting value on the temperature can be avoided.Type: GrantFiled: September 21, 2004Date of Patent: June 19, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Tadamasa Murakami
-
Patent number: 7215157Abstract: First, second and third current generators, and first and second switching devices are provided. Current values of the first and second current generators are equal to each other and a current value of the third current generator is twice as large as the current value of the first and second current generators. The first current generator and the third current generator are connected to each other through the first switching device, and the second current generator and the third current generator are connected to each other through the second switching device. A first output is taken out from a node between the first switching device and the first current generator, and a second output is taken out from a node between the second switching device and the second current generator.Type: GrantFiled: July 13, 2004Date of Patent: May 8, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masahiro Aoike
-
Patent number: 7208981Abstract: A circuit and method are provided for performing built-in test of output signal magnitudes of integrated differential signal generator circuitry. In accordance with one embodiment, first upper and lower reference voltages and second upper and lower reference voltages are received via a plurality of reference electrodes, wherein: a difference between the first and upper and lower reference voltages comprises a first difference magnitude; a difference between the second upper and lower reference voltages comprises a second difference magnitude; and the first difference magnitude is greater than the second difference magnitude. Test signal generator circuitry provides a plurality of binary signals with respective successions of opposing signal states.Type: GrantFiled: April 20, 2005Date of Patent: April 24, 2007Assignee: National Semiconductor CorporationInventors: Ramsin M. Ziazadeh, Vijaya Ceekala, Matthew James Webb, James B. Wieser
-
Patent number: 7202708Abstract: A comparator uses two resonant tunneling diodes (RTDs) in series with resistors of the latch element of the comparator. By inserting two RTD diodes in series with resistors, the negative resistance of the first and the second RTD diodes reduces the effective RC time constants of the resistors and latch, leading to a faster regeneration during a latching mode of the comparator than achieved with alternative designs.Type: GrantFiled: March 10, 2005Date of Patent: April 10, 2007Assignee: Raytheon CompanyInventors: Louis Luh, Keh-Chung Wang
-
Patent number: 7142023Abstract: A voltage detection circuit of the invention is composed of the minimum needed number of circuit elements and that permits the temperature characteristic of the reference level for voltage detection to be set arbitrarily. The voltage detection circuit has a first transistor and a second transistor that have the emitters thereof connected together to form a differential pair, a voltage division circuit that divides the input voltage into a first division voltage and a second division voltage, that is connected directly to the base of the first transistor to apply the first division voltage thereto, and that is connected directly to the base of the second transistor to apply the second division voltage thereto, and a resistor that has one end thereof connected to the base of the second transistor and that has the other end thereof connected to the emitter of the second transistor. Whether the input voltage is equal to a predetermined level or not is checked based on the output from the differential pair.Type: GrantFiled: March 31, 2004Date of Patent: November 28, 2006Assignee: Rohm Co., Ltd.Inventors: Yoshihisa Hiramatsu, Koichi Inoue
-
Patent number: 7138835Abstract: A programmable, equalizing buffer is provided having feedback transistors used to vary the transfer function of the equalizing buffer, such that a low pass response of a transmission channel is substantially equalized. A zero in the buffer's transfer function is established by a conductive state of transistors caused by signal feedback. Multiple transistors establish increased flexibility for establishing the location of the zero, while a cascade of buffer stages provides a second order transfer function effective to cancel second order channel effects.Type: GrantFiled: May 23, 2003Date of Patent: November 21, 2006Assignee: Xilinx, Inc.Inventor: Michael J. Gaboury
-
Patent number: 7071772Abstract: There is provided a differential amplifier including: an output terminal through which an output voltage is outputted in response to an input voltage; a first inverter-type input unit connected between a first node and a second node to receive the input voltage; a second inverter-type input unit connected between a third node and a fourth node and receiving a reference voltage and having an output node connected to the output terminal; a circuit biased by an output of the first input unit and configuring a negative feedback loop together with the first input unit; an amplifying unit biased by the output of the first input unit to amplify the output of the first input unit; and a switching unit connected between the first node and the third node and between the second node and the fourth node in response to a voltage level of the output terminal.Type: GrantFiled: December 23, 2004Date of Patent: July 4, 2006Assignee: Hynix Semiconductor Inc.Inventor: Seong-Ik Cho
-
Patent number: 7064586Abstract: A buffer circuit includes a differential amplifier, a buffering inverter, and a reference voltage monitoring circuit. The differential amplifier has a reference voltage and a current source as inputs. The buffering inverter has an output of the differential amplifier as an input. The reference voltage monitoring circuit includes two transistors and a second current source. An output of the reference voltage monitoring circuit is connected to the buffering inverter so as to minimize an effect of a variation in the value of the reference voltage on signal propagation delay times. The buffer circuit can further include a driver circuit with a comparator. A method of managing signal propagation delays includes providing a differential amplifier, providing at least one buffering inverter, and providing a reference voltage monitoring circuit. The reference voltage monitoring circuit can maintain signal propagation delays as a reference voltage varies.Type: GrantFiled: December 19, 2003Date of Patent: June 20, 2006Assignee: Infineon Technologies, AGInventors: Jung Pill Kim, Jonghee Han