With Differential Amplifier Patents (Class 327/96)
-
Patent number: 7233173Abstract: A system and method is disclosed for providing a clock and data recovery circuit that comprises a low jitter data receiver. The low jitter data receiver comprises a phase interpolator, an amplifier unit and a data sampling comparator. The phase interpolator and the amplifier unit provide the data sampling comparator with a single ended clock signal that is relatively immune to power supply noise. The data sampling comparator samples an input data stream with minimal jitter due to power supply noise. The data sampling comparator consumes less static power than a current mode logic D flip flop and also has output levels that are compatible with complementary metal oxide semiconductor (CMOS) logic.Type: GrantFiled: October 26, 2004Date of Patent: June 19, 2007Assignee: National Semiconductor CorporationInventors: Laurence D. Lewicki, Amjad T. Obeidat, Nicolas Nodenot
-
Patent number: 7113116Abstract: An acquisition and averaging circuit is provided in which, during a sampling phase capacitors in sample blocks 4 and 6 are sequentially connected to the input signal to sample it and are then isolated so as to hold the sample. The capacitors are then connected to a combining/averaging arrangement such that an average of the sample values is formed.Type: GrantFiled: January 26, 2005Date of Patent: September 26, 2006Assignee: Analog Devices, Inc.Inventors: Robert J. Brewer, Colin G. Lyden, Michael C. W. Coln
-
Patent number: 7088147Abstract: A sample and hold circuit including a sampling capacitor for storing a sample of an input signal, an output stage for outputting the sample stored on the sampling capacitor; and input circuitry for sampling the input signal and storing the sample on the sampling capacitor. The input circuitry includes an autozeroing input buffer which selectively samples the input signal during a first operating phase and holds a sample of the input signal during a second operating phase. The autozeroing input buffer cancels any offset error. The input circuitry also includes switching circuitry for selectively coupling the sampling capacitor with an input of the sample and hold circuitry during the second operating phase and to an output of the autozeroing input buffer during the first operating phase.Type: GrantFiled: April 16, 2003Date of Patent: August 8, 2006Assignee: Cirrus Logic, Inc.Inventors: Ammisetti V. Prasad, Karl Thompson, John Laurence Melanson, Shyam Somayajula
-
Patent number: 7088149Abstract: Low voltage transistors are used in high voltage environment. The low voltage transistors may be used in the path of processing of a signal to increase the throughput performance. By using high voltage supply associated with the high voltage environment, a higher SNR may be attained. Various techniques are implemented to ensure that the low voltage transistors are not damaged by prolonged exposure to high voltages.Type: GrantFiled: November 29, 2003Date of Patent: August 8, 2006Assignee: Texas Instruments IncorporatedInventors: Anand Hariraj Udupa, Visvesvaraya A. Pentakota, Shakti Shankar Rath, Gautam Salil Nandi, Vineet Mishra, Ravishankar S. Ayyagari, Nitin Agarwal
-
Patent number: 7081789Abstract: A compensated switched capacitor circuit comprises a switched capacitor circuit and a compensation circuit. The compensation circuit generates a reference current that varies under closed loop control to maintain a targeted slew rate for charging a reference capacitor that is determined by the input clock frequency. The switched capacitor circuit's output amplifier is configured such that its output current varies in proportion to the reference current. Thus, by configuring the reference capacitor to track the effective capacitance of the switched capacitor circuit, the settling time of the switched capacitor circuit may be made relatively insensitive to the value of and changes in the effective capacitance over a range of clock frequencies. The compensation circuit may include a clock reconditioning circuit to ensure that the switched capacitor circuit is clocked at a desired duty cycle.Type: GrantFiled: December 24, 2003Date of Patent: July 25, 2006Assignee: Telefonaktiebolaget LM Erisson (publ)Inventor: Nikolaus Klemmer
-
Patent number: 6992509Abstract: A switched-capacitor sample/hold circuit and method having reduced slew-rate and settling time requirements provides for lower-cost and/or lower-power implementation of sample/hold circuits and/or reduced error due to amplifier characteristics. The switched-capacitor sample/hold circuit incorporates a pair of capacitors that are alternatively and mutually-exclusively switched between an input sample position and an amplifier hold position, providing a dual sampled amplifier output signal that has reduced transitions at each sample interval. An alternative embodiment of the sample/hold circuit incorporates a fully-differential amplifier having a differential input and a differential output. Four capacitors are employed forming two of the dual sampled switched-capacitor circuits, one in each negative feedback path (inverted output to non-inverting input, non-inverted output to inverting input) of the amplifier.Type: GrantFiled: October 2, 2003Date of Patent: January 31, 2006Assignee: Supertex, Inc.Inventors: Terasuth Ko, Chi Chun Wong
-
Patent number: 6954087Abstract: A sampling device for high frequency signal that propagates in a propagation structure. The device comprises a first stage (A1, I1, C1) to sample a first signal at a first time t1 and at least one second stage (A2, I2, C2) in series with the first stage to take a second sample representative of the first sample, starting from the first sample, taken at a second time t2 greater than t1, the life-time of the second sample being longer than the life-time of the first sample.Type: GrantFiled: May 13, 2002Date of Patent: October 11, 2005Assignee: Commissariat a l'Energie AtomiqueInventors: Anne Ghis, Patrice Ouvrier-Buffet, Nathalie Rolland, Aziz Benlarbi-Delai
-
Patent number: 6914946Abstract: A digitally implemented demodulator. A frequency-modulated signal is applied to a limiting amplifier such that the signal amplitude is fixed at a constant level. The signal is undersampled and quadrature demodulated. The demodulator generates the cross-product of the baseband complex envelope to recover the original modulating signal. A digital Frequency Shift Keyed signal can be further recovered by applying the recovered signal to a data slicer to square-up the signal, and a matched filter for improved error resistance.Type: GrantFiled: October 25, 2000Date of Patent: July 5, 2005Assignee: VTech Communication, Ltd.Inventors: Dion Calvin Michael Horvat, John Akira Tani, Florin Jelea
-
Patent number: 6906559Abstract: A high sensitivity, three-dimensional gamma ray detection and imaging system is provided. The system uses the Compton double scatter technique with recoil electron tracking. The system preferably includes two detector subassemblies; a silicon microstrip hodoscope and a calorimeter. In this system the incoming photon Compton scatters in the hodoscope. The second scatter layer is the calorimeter where the scattered gamma ray is totally absorbed. The recoil electron in the hodoscope is tracked through several detector planes until it stops. The x and y position signals from the first two planes of the electron track determine the direction of the recoil electron while the energy loss from all planes determines the energy of the recoil electron.Type: GrantFiled: May 9, 2003Date of Patent: June 14, 2005Inventor: Tümay O. Tümer
-
Patent number: 6864740Abstract: A system for measuring output voltage from a photodetector. The system includes a photodetector that generates a photodetector output signal, a ramp generator that generates a ramp signal and a comparator that outputs a signal level based on which of the two signals is larger. The voltage level of the output of the phototransistor determines how long it will take for the ramp voltage to catch up and cross over the phototransistor voltage. The crossover time determines the width of an output signal and is directly proportional to the voltage level. A microcontroller can then determine the pulse width by multiple samplings and therefore determine photodetector voltage.Type: GrantFiled: May 6, 2003Date of Patent: March 8, 2005Assignee: Intel CorporationInventor: Philip W. Doberenz
-
Patent number: 6825697Abstract: A system and method for sampling and holding a signal. The invention includes a novel input circuit for a track and hold circuit comprising a circuit Q1 for receiving an input signal including an input node, a first output node N1, and a path connecting the input and output nodes; a current switching circuit for applying a first current to the node N1 during a first mode of operation but not during a second mode; and a current source for applying a second current to the node N1 during both of the first and second modes. The value of the first current is determined such that the total current in the path is constant during the first and second modes. In an illustrative embodiment, the first mode is a track mode and the second mode is a hold mode.Type: GrantFiled: October 20, 2003Date of Patent: November 30, 2004Assignee: Telasic Communications, Inc.Inventors: Lloyd F. Linder, Don C. Devendorf, Erick M. Hirata
-
Patent number: 6741105Abstract: A peak hold circuit which improves the precision of a hold voltage. The peak hold circuit includes a first input transistor which receives an input voltage and a second input transistor which receives the hold voltage. The peak hold circuit further includes a hold capacitor, a hold-voltage setting transistor and a bypass circuit. The hold capacitor supplies the hold voltage to the second input transistor. The hold-voltage setting transistor receives base current from the collector of the first input transistor and makes the hold voltage coincide with the input voltage in accordance with the base current. The bypass circuit bypasses bias current to be supplied to the second input transistor when the hold-voltage setting transistor is turned off.Type: GrantFiled: April 18, 2003Date of Patent: May 25, 2004Assignee: Fujitsu LimitedInventors: Katsuyuki Yasukouchi, Ayuko Watabe, Katsuya Shimizu
-
Patent number: 6700417Abstract: A sampling and hold circuit that can suppress voltage variation at the input terminals, which are virtual grounds, of a differential amplifier, depending on the frequency of input signals. During sampling operation, a serial circuit composed of a capacitor C1, to which a positive-side input voltage ViP is applied, and an NMOS transistor Q4, which is always turned on, is connected to an input terminal INP of a differential amplifier circuit 2. A serial circuit having the same impedance as that serial circuit and composed of a capacitor C3, to which a negative-side input voltage ViM is applied, and an NMOS transistor Q9 is also connected to the input terminal INP. A serial circuit composed of a capacitor C2, to which a negative-side input voltage ViM is applied, and an NMOS transistor Q5, which is always turned on, is connected to the other input terminal INM of a differential amplifier circuit 2.Type: GrantFiled: November 21, 2002Date of Patent: March 2, 2004Assignee: Semiconductor Technology Academic Research CenterInventors: Shoji Kawahito, Daisuke Miyazaki
-
Patent number: 6650263Abstract: Differential sampler structures are provided that reduce signal distortion and current demand. The structures include first and second buffers that drive first and second capacitors and first and second switches. First and second current pumps are capacitively coupled and also cross coupled to the first and second capacitors relative to the coupling of the first and second buffers to these capacitors. As a result, signal distortion and current demand are both reduced.Type: GrantFiled: November 4, 2002Date of Patent: November 18, 2003Assignee: Analog Devices, Inc.Inventor: Christopher Daniel Dillon
-
Patent number: 6642752Abstract: A sample and hold device is provided in which sample switches are employed to switch between a sample phase and a hold phase. The sample and hold device provides alternate paths for the AC currents flowing to and from the sampling capacitor during the sample phase to mitigate the deleterious effects of the high AC currents through sample switches. The current drawn by the sampling capacitor from the input signal is replicated and directed to charge and discharge the sampling capacitor through alternate paths with respect to a path through the sample switches.Type: GrantFiled: September 20, 2002Date of Patent: November 4, 2003Assignee: Texas Instruments IncorporatedInventor: Krishnasawamy Nagaraj
-
Patent number: 6636084Abstract: A sample and hold circuit includes an operational amplifier and a plurality of switched capacitors, the switched capacitors introducing a closed loop gain of one-half for the operational amplifier.Type: GrantFiled: December 18, 2000Date of Patent: October 21, 2003Assignee: Texas Instruments IncorporatedInventor: Maher M. Sarraj
-
Patent number: 6630848Abstract: In order to reduce harmonic distortion, a track and hold circuit comprising a MOS transistor switch, a hold capacitor, and a voltage stabilizer for biasing bulk potential of the MOS transistor switch at a certain voltage is disclosed.Type: GrantFiled: October 25, 2002Date of Patent: October 7, 2003Assignee: Agilent Technologies, Inc.Inventor: Hisao Kakitani
-
Patent number: 6628148Abstract: When a switching signal SW is at “H”, TGs (3a and 5b) are turned on and an input voltage IN is supplied to a capacitor (4a) and a differential input unit (10a) through TG (3a). At this time, a differential input unit (10b) is connected to an output unit (20) through TG (5b) and a voltage follower circuit is constructed. A voltage held in a capacitor (4b) is outputted as an output voltage OUT from an output terminal (7). When the switching signal SW is set to “L”, TGs (3b and 5a) are turned on, and a voltage follower circuit is constructed by the differential input unit 10a and output unit (20). A voltage held on the input side of the capacitor (4a) and differential input unit (10a) is outputted as an output voltage OUT from the output terminal (7).Type: GrantFiled: October 12, 2001Date of Patent: September 30, 2003Assignee: Oki Electric Industry CO, Ltd.Inventor: Hijiri Shirasaki
-
Patent number: 6570410Abstract: The present invention relates to a clock generator circuit which comprises a clock generator subcircuit which is operable to generate two clock signals having approximately the same frequency for use in sampling an analog signal in a generally alternating fashion. The clock generator circuit further comprises a pre-phase clock generator subcircuit associated with the clock generator subcircuit which is operable to generate two pre-phase clock signals, wherein each are associated with a respective one of the two clock signals generated by the clock generator subcircuit. In the pre-phase clock generator circuit, a signal transition of each of the pre-phase clock signals occurs before a signal transition of the respective clock signal generated by the clock generator subcircuit; in addition, a timing of a falling edge of the pre-phase clock signals is dictated by a global clock signal.Type: GrantFiled: March 25, 2002Date of Patent: May 27, 2003Assignee: Texas Instruments IncorporatedInventor: Gabriele Manganaro
-
Patent number: 6542009Abstract: A peak hold circuit that can operate to follow changes in peak value even if the changes are abrupt. The peak hold circuit (1) of the present invention has current control circuit (31), auxiliary switch element (25), and auxiliary constant current circuit (26). Current control circuit (31) counts the number of reference clock pulses RCK after output signal Vout becomes higher than analog voltage DI. When the number of clock pulses counted reaches a prescribed number or larger, auxiliary switch element (25) is turned on to operate auxiliary constant current circuit (26) to increase the amount of drop of output signal Vout per unit time. Consequently, even if output signal Vout becomes higher than the peak value of analog voltage DI, it is possible, by increasing the amount of drop of output signal Vout to make output signal Vout lower than analog voltage DI in a shorter amount of time than in the case in the conventional technology.Type: GrantFiled: March 27, 2002Date of Patent: April 1, 2003Assignee: Texas Instruments IncorporatedInventor: Youhei Maruyama
-
Patent number: 6535033Abstract: A peak detector for detecting a peak signal includes an input circuit for inputting an input signal, a differential comparator for comparing the input signal with the peak signal to generate a difference signal, a diverting circuit to divert current between a first current path and a second current path based on the difference signal, and a comparator to accept current from the first current path and not from the second current path and to form the peak signal resulting from the current.Type: GrantFiled: December 7, 2000Date of Patent: March 18, 2003Assignee: Texas Instruments IncorporatedInventors: Toshio Yamauchi, Hironobu Murata, Osamu Hosokawa
-
Patent number: 6504406Abstract: In order to reduce harmonic distortion, a track and hold circuit comprising a MOS transistor switch, a hold capacitor, and a voltage stabilizer for biasing bulk potential of the MOS transistor switch at a certain voltage is disclosed.Type: GrantFiled: October 27, 2000Date of Patent: January 7, 2003Assignee: Agilent Technologies, Inc.Inventor: Hisao Kakitani
-
Patent number: 6486711Abstract: A CMOS programmable gain amplifier (10) is disclosed which provides exponential gain using a single gain element (19) which may be implemented in either bipolar or CMOS technology. An embodiment of the present invention includes a first and second sampling impedance (12, 14), a first and second feedback impedance (16, 18) and a gain element (19). The gain element (19) having an inverting input, a non-inverting input and an output. The inverting input connects to the first sampling impedance (12). The non-inverting input connects to the second sampling impedance (14). The first feedback impedance (16) connects between the inverting input and the output. The second feedback impedance (18) connects between the non-inverting input and the output.Type: GrantFiled: November 3, 2000Date of Patent: November 26, 2002Assignee: Texas Instruments IncorporatedInventors: Ching-Yuh Tsay, Haydar Bilhan, Gary Lee
-
Patent number: 6480128Abstract: A sample-and-hold system that includes a first source follower having an input and an output and a second source follower that includes an input connected in series with the output of the first source follower and that furthermore comprises of a sample-and-hold switch connected to an output of the second source follower.Type: GrantFiled: May 25, 2001Date of Patent: November 12, 2002Assignee: Infineon Technologies AGInventors: Elmar Bach, Sasan Cyrusian
-
Patent number: 6476648Abstract: An improved sample and hold circuit for analog-to-digital conversion. The improvement incorporates an asymmetric drive high gain operational amplifier to rapidly slew the input voltage for maintaining a high sample rate. The asymmetric drive high gain operational amplifier allows increased current to be delivered in a uni-directional manner. The input nodes of the high gain operational amplifier are pre-charged to a predetermined reference voltage which further enhances the acquisition time. The asymmetric drive high gain amplifier may be switched off to conserve power consumption.Type: GrantFiled: March 18, 2002Date of Patent: November 5, 2002Assignee: Microchip Technology IncorporatedInventor: Michael J. Brunolli
-
Patent number: 6445331Abstract: An apparatus and method for an improved integrator provides for a regulated common-mode voltage. The improved integrator is arranged as a switched capacitor circuit that includes a differential amplifier. The common-mode input voltage of the differential amplifier is regulated by proper arrangement of the switched capacitor circuit. By regulating the common-mode input voltage, the performance of the differential amplifier is improved. Since the common-mode input voltage is regulated, it is possible to operate the improved integrator at power supply levels below 2V. The improved integrator operates with three single-ended reference signals such that the integrator design is simplified and overall costs are reduced. Capacitor ratios may be adjusted to scale the input common-mode voltage of the differential amplifier. The improved integrator may be arranged as a delayed integrator or a non-delayed integrator by changing the control signals on the switches.Type: GrantFiled: August 14, 2001Date of Patent: September 3, 2002Assignee: National Semiconductor CorporationInventor: Marc Gerardus Maria Stegers
-
Patent number: 6441762Abstract: A switched capacitor low-pass filter incorporates a plurality of integrator stages cascade connected together. The filter includes at least one stage that includes a circuit device for cancelling out glitch pulses. This device is a deglitching circuit provided within the filter. Preferably, each stage in the filter is formed of a deglitching device which acts as a smoothing integrator.Type: GrantFiled: June 25, 1999Date of Patent: August 27, 2002Assignee: STMicroelectronics S.r.l.Inventors: Marco Angelici, Marco Ronchi
-
Patent number: 6437608Abstract: In a sample-and-hold circuit using a completely differential type operational amplifier circuit, to promote operational stability, to restrain a variation in a balance point of a middle value of differential output signals and to promote stability and accuracy of an A/D converter are achieved by a constitution as bellow.Type: GrantFiled: November 6, 2001Date of Patent: August 20, 2002Assignees: Nippon Precision Circuits Inc.Inventors: Satoru Miyabe, Yasuhiro Sugimoto
-
Patent number: 6407592Abstract: The charge stored in a hold capacitor is prevented from leaking via the switches connected to the electrode of the capacitor, in a sample-and-hold circuit, and the reduction in the voltage held in the capacitor is suppressed, thereby improving the performance of the sample-and-hold circuit. The switches connected to the capacitor comprises two N-channel MOS transistors that are connected in series and are simultaneously turned on or off. During the period that the switches are in the OFF state, the potential at the interconnection node of the two transistors (one end of a first transistor) is set so as to be equal to that of the other end of the first transistor. Since the potential difference between both ends of the first transistor thereby becomes zero, leakage currents via the first transistor is reduced, and charge leakage in the capacitor can be prevented.Type: GrantFiled: March 29, 2001Date of Patent: June 18, 2002Assignee: Kawasaki Microelectronics, Inc.Inventor: Masayuki Ueno
-
Patent number: 6407623Abstract: A bias circuit is described for use in biasing an operational amplifier to maintain a constant transconductance divided by load capacitance (i.e. a constant gm/CL) despite temperature and process variations and despite body effects. In one example, the bias circuit includes a pair of current source devices and a switched capacitor (SC) equivalent resistor circuit for developing an equivalent resistance between the current source devices. The equivalent resistor circuit includes a sampling capacitor. First and second clock inputs are connected to the capacitor providing non-overlapping clock signals at a predetermined sampling frequency to establish a resistance equivalent. By providing an SC equivalent resistor circuit clocked by non-overlapping fixed clock signals, the gm/CL of the bias circuit is maintained substantially constant. Hence, a fixed bandwidth is maintained within the operational amplifier being biased.Type: GrantFiled: January 31, 2001Date of Patent: June 18, 2002Assignee: Qualcomm IncorporatedInventors: Seyfollah Bazarjani, Jeremy Goldblatt
-
Patent number: 6384641Abstract: A signal sampling circuit and method uses a compensating capacitor (30) connected between a ground terminal and an output of an operational amplifier (12) to permit noise error to be applied to both electrodes of a separate output sampling capacitor (18). The noise error component is generated from high frequency noise coupled to the sampling capacitor via a semiconductor substrate. Compensation occurs during a sampling phase and an output operational amplifier (14) is used to filter any high frequency noise during a hold phase.Type: GrantFiled: June 4, 2001Date of Patent: May 7, 2002Assignee: Motorola, Inc.Inventor: Kiyoshi Kase
-
Patent number: 6362770Abstract: A gain stage using switched capacitor architecture and suitable for a pipelined analog to digital converters provides for three pairs of switched capacitor banks whose use may be alternated so as to provide simultaneous sampling of two input channels for sequential gain operation without the interposition of additional circuitry in the signal chain from input to output of the gain stage.Type: GrantFiled: September 12, 2000Date of Patent: March 26, 2002Assignee: Motorola, Inc.Inventors: Ira G. Miller, Douglas A. Garrity, Thierry Cassagnes
-
Publication number: 20020027453Abstract: An amplification circuit sharing a main amplifier in two gain stages while minimizing power consumption. A Miller Compensated Amplifier contains the main amplifier and a pre-amplifier, with the output of the pre-amplifier being connected to the input of the main amplifier. In a first gain stage, the two amplifiers together amplify an input signal. The main amplifier is then disconnected from the pre-amplifier in a second gain stage to further amplify the amplified signal of the first gain stage. A capacitor is configured to act as a compensation capacitor of the main amplifier in the first gain stage, and as a sampling capacitor in the second gain stage. The amplifier circuit may be implemented in an ADC of a digital camera.Type: ApplicationFiled: April 3, 2001Publication date: March 7, 2002Inventors: Suhas R. Kulhalli, Visvesvaraya A. Pentakota
-
Patent number: 6310515Abstract: A switched Capacitor Track and Hold Amplifier having at least one signal input, at least one clock input and an output, comprising a sampling capacitor, a buffer amplifier connected between the input signal and the first plate of the sampling capacitor having high output impedance in the odd clock phase, a switch connected between the second plate of the sampling capacitor and a signal ground being closed in the even clock phase, means for copying the sampled input voltage to the output in the hold phase and means for controlling the output impedance of the input buffer amplifiers.Type: GrantFiled: March 8, 2000Date of Patent: October 30, 2001Assignee: Nordic VLSA ASAInventor: Øystein Moldsvor
-
Patent number: 6307406Abstract: The present invention is directed to an integrated circuit having a current supply circuit for supplying a reference current and a signal current; at least one current copier circuit for creating a copy of the reference current and a copy of the signal current; an amplifying circuit connected to the reference supply circuit, the signal supply circuit, and the current copier circuit. The amplifying circuit is configured with the current copier circuit to compare the copy of the reference current to the signal current and to compare the copy of the signal current to the reference current and to generate a comparison signal based upon the comparisons. The present invention may also include an output circuit connected to the amplifying circuit for receiving the comparison signal and generating an output signal and a current mode circuit for receiving the output signal.Type: GrantFiled: September 25, 1998Date of Patent: October 23, 2001Assignee: Lucent Technologies, Inc.Inventor: Malcolm H. Smith
-
Patent number: 6278134Abstract: A bi-directional semiconductor light source is formed that provides emission in response to either a positive or negative bias voltage. In a preferred embodiment with an asymmetric injector region in a cascade structure, the device will emit at a first wavelength (&lgr;−) under a negative bias and a second wavelength (&lgr;+) under a positive bias. In other embodiments, the utilization of an asymmetric injector region can be used to provide a light source with two different power levels, or operating voltages, as a function of the bias polarity.Type: GrantFiled: May 21, 1999Date of Patent: August 21, 2001Assignee: Lucent Technologies, Inc.Inventors: Federico Capasso, Alfred Yi Cho, Claire F. Gmachl, Albert Lee Hutchinson, Deborah Lee Sivco, Alessandro Tredicucci
-
Patent number: 6265910Abstract: A waveform track-and-hold circuit receives an analog input signal and generates an analog output signal. The waveform track-and-hold circuit includes a differential separating input stage, a differential separating output stage, first and second charge storage means, and switch means. The first and second charge storage means are coupled between the differential separating input stage and the differential separating output stage, and the switch means are controlled by a logic control signal so as to selectively isolate the first and second charge storage means from the analog input signal. Additionally, the differential separating input stage includes a push-pull input stage connected to the switch means and receiving the analog input signal. In a preferred embodiment, the analog input signal is supplied to the emitters of transistors that form the push-pull input stage, the collectors of the transistors are connected to the switch means, and the transistors are part of current mirror circuits.Type: GrantFiled: May 14, 1999Date of Patent: July 24, 2001Assignee: STMicroelectronics S.r.l.Inventors: Melchiorre Bruccoleri, Valerio Pisati
-
Patent number: 6201489Abstract: A DC offset cancellation circuit receives two input signals. A first one of the input signals is amplified by an amplifier, and the amplified output signal of the amplifier is tracked and held during a first clock phase. Simultaneously, during the first clock phase, the second one of the input signals is tracked and held. During the second clock phase succeeding the first clock phase, the stored second one of the input signals is amplified by the same amplifier that was used to amplify the first one of the input signals. The amplified and stored first one of the input signals and the amplified second one of the input signals are summed during the second clock phase to remove any DC offset. The summed signals are sampled and held during the second clock phase. The offset of the summer circuit can be canceled by sequential digital processing.Type: GrantFiled: March 21, 2000Date of Patent: March 13, 2001Assignee: International Business Machines CorporationInventors: Gregg R. Castellucci, Kevin B. Ohlson, Sharon Von Bruns
-
Patent number: 6184726Abstract: Level shifter circuits are used to configure analog or multilevel memory cells. A level shifter circuit generates an output voltage that is above the input voltage by an offset voltage value. The magnitude of this offset voltage or the relationship between the input and output voltages of the level shifter is adjustable or programmably selectable. Adjustments can be made after the integrated circuits is fabricated and packaged. Adjustments are made by configuring bits of data in the integrated circuit to indicate the offset voltage or other parameters. These configuration bits are implemented using latches, flip-flops, registers, memory cells, or other storage circuits.Type: GrantFiled: June 29, 1999Date of Patent: February 6, 2001Assignee: SanDisk CorporationInventors: Andreas M. Haeberli, Carl W. Werner, Cheng-Yuan Michael Wang, Hock C. So, Leon Sea Jiunn Wong, Sau C. Wong
-
Patent number: 6137321Abstract: A linear switch is incorporated into an active sample and hold switch. The active sample and hold circuit is symmetric and configured to accept a balanced input. Two linear switches couple a positive input signal of the balanced input to two different sampling capacitors. After the sampling capacitors are charged, another set of switches configures the sampling capacitors such that one of the sampling capacitor is in the feed back of an op amp and the other is connected from the input of the op amp to ground. In this configuration, the circuit has a gain of two and the output of the op amp is twice the voltage sampled by the sampling capacitors.Type: GrantFiled: January 12, 1999Date of Patent: October 24, 2000Assignee: Qualcomm IncorporatedInventor: Seyfollah S. Bazarjani
-
Patent number: 6133765Abstract: A switched current memory circuit has an input to which an input current (i) is applied and which is connected via a switch (S1) to the drain electrode of a memory transistor (M). A second switch (S3) is connected between the memory circuit input and the source electrode of a grounded gate transistor (G) whose drain electrode is connected to the gate electrode of the memory transistor (M). The drain electrode of the memory transistor (M) is connected via switch (S2) to an output at which an output current (i.sub.o) is produced.The second switch (S3) provides zero-voltage switching which reduces the effects of charge injection on the current stored.Type: GrantFiled: September 29, 1998Date of Patent: October 17, 2000Assignee: U.S. Philips CorporationInventor: John B. Hughes
-
Patent number: 6127856Abstract: A sample-and-hold circuit configured with a low source voltage for assuring low power consumption. An input signal and an output signal are coupled to one side and to the other side of a current mirror circuit. The input signal is sample-held by a differential circuit adapted to cause the current to flow a desired current to the current mirror circuit and to perform switching of the current mirror circuit and sample clocks entered to the differential circuit. The sample-holding operation is feasible even with a lower voltage source.Type: GrantFiled: December 24, 1997Date of Patent: October 3, 2000Assignee: NEC CorporationInventor: Goro Ueda
-
Patent number: 6084440Abstract: The circuits and methods of the present invention provide sample and hold circuits that incorporate an auxiliary sampling leg that cancels distortion produced in a main sampling leg of the sample and hold circuit. The auxiliary sampling leg of the circuit produces canceling distortion that is proportionally larger than the distortion produced in the main sampling leg. The distortion in the auxiliary sampling leg is then reduced in size so that the canceling distortion becomes proportionally equal to the distortion in the main sampling leg. Finally, the proportionally equal canceling distortion of the auxiliary sampling leg is subtracted from the distortion of the main sampling leg so that substantially all of the distortion is canceled out while retaining a substantial portion of the input signal.Type: GrantFiled: April 15, 1998Date of Patent: July 4, 2000Assignee: Linear Technology CorporationInventor: Joseph Luis Sousa
-
Patent number: 6060913Abstract: In systems embodying the invention, circuitry responsive to first and second, complementary, input signals controls the application of the input signals to a positive signal integrator and to a negative signal integrator. When the amplitude of the input signals is greater than a predetermined value, the one of the two input signals which is positive relative to the other is applied to the positive signal integrator and the other one of the two input signals is applied to the negative signal integrator. When the amplitude of the input signals is smaller than a predetermined level, the circuitry causes the periodic application of the first input signal to the positive signal integrator and the second input signal to the negative signal integrator during one time interval, and the periodic application of the first input signal to the negative signal integrator and the second input signal to the positive signal integrator during a second, subsequent, time interval of similar duration as the one time interval.Type: GrantFiled: August 26, 1997Date of Patent: May 9, 2000Assignee: Harris CorporationInventors: Salomon Vulih, Stephen J. Glica, Harold Allen Wittlinger
-
Patent number: 6040732Abstract: A switched-transconductance circuit for use in a multiplexer circuit includes integrated T-switches to provide isolation between each of the differential voltage inputs of a transconductance stage and: (1) a respective differential current output of the transconductance stage, and (2) the opposite polarity voltage input of the transconductance stage. Each of a pair of first switches, which are enabled only when the transconductance circuit is disabled, is connected between a differential current output of the transconductance stage and a circuit ground. Each of a pair of second switches, e.g., cascode transistors, which are biased to be turned on only when the transconductance circuit is enabled, is coupled between the output of the transconductance stage and an output of the transconductance circuit. A third switch is connected between a common-emitter node of a differential pair of input transistors included in the transconductance stage and a circuit ground.Type: GrantFiled: April 9, 1997Date of Patent: March 21, 2000Assignee: Analog Devices, Inc.Inventor: A. Paul Brokaw
-
Patent number: 6034556Abstract: An operational amplifier charges a charge storage capacitor in response to an input signal supplied to a non-inverting input terminal. When a switching signal is low, NPN transistors disposed in an output open circuit are on. Therefore, output transistors disposed in a push-pull circuit are off and the output signal is cut off. Further, in this situation, the potential of a phase compensation capacitor is held because AC coupling of the phase compensation capacitor does not occur.Type: GrantFiled: February 5, 1998Date of Patent: March 7, 2000Assignee: Denso CorporationInventors: Takahisa Koyasu, Mitsuhiro Saitou, Hiroyuki Ban
-
Patent number: 6031399Abstract: A selectively configurable analog signal sampler, e.g., for use in an imaging system, for generating a differential sampled analog output signal which corresponds to a single-ended analog input signal with one or more signal characteristics including a positive signal polarity, a negative signal polarity, a return-to-reference signal waveform and a non-return-to-reference signal waveform. A switched capacitor matrix is configured, along with an operational amplifier with differential inputs and outputs, to allow all single-ended analog input signals with such signal characteristics to be sampled and converted to corresponding differential sampled analog output signals. Additionally, an accumulation mode of operation is provided in which the signal sampler accumulates N successive samples of the input signal and outputs the sum of such N samples, thereby allowing the signal sampler to operate at its rated speed while the circuit providing the input signal, e.g., an image sensor, operates at N-times such speed.Type: GrantFiled: February 13, 1998Date of Patent: February 29, 2000Assignee: National Semiconductor CorporationInventors: Ha Chu Vu, Seema Varma
-
Patent number: 6028459Abstract: A track-and-hold amplifier circuit capable of increasing hold mode isolation includes an input circuit to buffer an input signal coupled to a switching transistor. A clamping transistor couples to the base of the switching transistor, and a hold capacitor couples between the emitter of the switching transistor and circuit ground. A differential amplifier circuit has a first input for receiving a track signal and a second input for receiving a hold signal. When the differential amplifier circuit receives the track signal, the switching circuit closes to charge the hold capacitor. When the differential amplifier receives the hold signal, the switching transistor opens to store the voltage representative of the input signal on the hold capacitor and the clamping transistor clamps the voltage at the base of the switching transistor. Thus, the base emitter voltage of the switching transistor is zero volts, and the signal held by the hold capacitor is independent of the input signal.Type: GrantFiled: April 20, 1998Date of Patent: February 22, 2000Assignee: National Semiconductor CorporationInventors: Dwight Birdsall, Ajay Kuckreja, Phillip Elliott
-
Patent number: 6020769Abstract: A very low voltage sampling circuit which is capable of a full ranging output when powered with a very low voltage, e.g., of about 1 volt. A pre-charge circuit is combined with a sample and hold circuit to avoid the need for low threshold switching devices in the sampling circuit, thus avoiding output droop due to the increased leakage of low threshold devices. The pre-charge circuit is placed between the sample and hold circuit and an output of the sampling circuit to `boost` the voltage level of the output of the sample and hold circuit to above a predetermined threshold voltage level. The pre-charge circuit includes an output voltage boost capacitor which is charged before the hold cycle of the sampling circuit. The negative node of the output voltage boost capacitor is charged to a reference voltage based on a range of correction for the output voltage, and the positive node is charged approximately to a level of the input signal itself.Type: GrantFiled: October 17, 1997Date of Patent: February 1, 2000Assignee: Lucent Technologies, Inc.Inventor: David Gerard Vallancourt
-
Patent number: 6016067Abstract: An integrated circuit sample-and-hold (S/H) circuit includes an amplifier offset compensation circuit for compensating for the D.C. offset of a buffer amplifier. The amplifier offset compensation circuit may include an offset determining circuit for determining an offset voltage generated by the buffer amplifier, and an offset correction circuit for generating an offset correction signal and coupling the offset correction signal to the buffer amplifier. The S/H circuit may include a substrate, a sampling capacitor formed on the substrate, and a first field-effect transistor (FET) formed on the substrate. The first FET may have a first conduction terminal for receiving the input signal, a second conduction terminal connected to the sampling capacitor, and a control terminal responsive to control signals for connecting the input signal to the first sampling capacitor during a sampling time and for disconnecting the input signal from the first sampling capacitor during a holding time.Type: GrantFiled: April 6, 1998Date of Patent: January 18, 2000Assignee: Intersil CorporationInventors: Salomon Vulih, Donald R. Preslar, Thomas A. Jochum