Having Gain Control Means Patents (Class 330/254)
-
Patent number: 12224715Abstract: Equalizing an input signal according to a receiver equalizer peaking circuit having a capacitor FET (CFET) providing a capacitive value and a resistor FET (RFET) providing a resistive value, generating a capacitor control voltage at a gate of the CFET using a capacitor controller DAC based on a first reference voltage, and a RFET control voltage at a gate of the RFET using a resistor controller DAC based on a second reference voltage, generating the first reference voltage using a replica input FET, the first reference voltage varying according to a threshold voltage (Vt) of an input FET, providing the first reference voltage to the capacitor controller DAC, generating the second reference voltage using a replica RFET, the second reference voltage varying with respect to the first reference voltage and a Vt of the replica of the RFET, and providing the second reference voltage to the resistor controller DAC.Type: GrantFiled: September 27, 2022Date of Patent: February 11, 2025Inventor: Suhas Rattan
-
Patent number: 12199627Abstract: A device includes a first compensation circuit configured to adjust an analog front end (AFE) output to generate a first adjusted AFE output, a first data slicer configured to output a first voltage based on the first adjusted AFE output. The first compensation circuit includes a first path between a voltage source and a ground, including a first transistor, a first adjustable current source, a first input voltage node configured to receive the AFE output, and a first output voltage node coupled to the first data slicer, a second path between the voltage source and the ground, including a second transistor, a second adjustable current source, a second input voltage node configured to receive the AFE output, and a second output voltage node coupled to the second data slicer, and a configurable resistance resistor and a configurable capacitance capacitor coupled in parallel across the first path and the second path.Type: GrantFiled: March 14, 2022Date of Patent: January 14, 2025Assignee: Samsung Display Co., Ltd.Inventors: Da Wei, Ali Fazli Yeknami
-
Patent number: 12199576Abstract: An electronic device may include wireless circuitry with a processor, a transceiver, an antenna, and a front-end module coupled between the transceiver and the antenna. The front-end module may include one or more radio-frequency amplifiers for amplifying a radio-frequency signal. The radio-frequency amplifier may include input transistors cross-coupled with capacitance neutralization transistors and/or coupled to cascode transistors. One or more n-type gain adjustment transistors may be coupled to source terminals of the capacitance neutralization transistors. One or more p-type gain adjustment transistors may be coupled to source terminals of the cascode transistors. One or more processors in the electronic device can selectively activate one or more of the gain adjustment transistors to reduce the gain of the radio-frequency amplifier without degrading noise performance and without altering the in-band frequency response of the radio-frequency amplifier.Type: GrantFiled: January 20, 2022Date of Patent: January 14, 2025Assignee: Apple Inc.Inventors: Nitesh Singhal, Mark G. Forbes
-
Patent number: 12199630Abstract: A circuit includes an operational amplifier and a resistor network coupled to an output of the operational amplifier. The resistor network includes a first set of resistors coupled between the output of the operational amplifier and a first node of the resistor network, wherein the resistors of the first set are electrically connected in series with each other, a second set of resistors coupled between the first node and a second node of the resistor network, wherein the resistors of the second set are electrically connected in series with each other and include a first number of resistors, a third set of resistors coupled between the second node and a third node of the resistor network, wherein the third node is coupled to a first voltage, and wherein the resistors of the third set are electrically connected in parallel with each other and include a second number of resistors, and a resistor coupled between the first node and the second node and arranged in parallel with the second set of resistors.Type: GrantFiled: December 5, 2022Date of Patent: January 14, 2025Assignee: Texas Instruments IncorporatedInventor: Jun Zhang
-
Patent number: 12191812Abstract: Low-leakage switch circuit techniques to reduce leakage current of an off-state switch, while maintaining a low on-resistance. The low-leakage switch circuit may allow measurement of low current signals in a transimpedance amplifier with improved accuracy without, the need for calibration. The low-leakage switch circuit may include a bootstrapping path connecting two or more terminals or voltage nodes of an off-state switch in the switch circuit. The bootstrapping path is configured to bootstrap major leakage current contributors in the switch circuit, such as the substrate diode leakage, the subthreshold leakage, or combinations thereof.Type: GrantFiled: March 17, 2022Date of Patent: January 7, 2025Assignee: Analog Devices, Inc.Inventors: Yukihisa Handa, Kerry Brent Phillips, Matthew Thomas Juszkiewicz
-
Patent number: 12191817Abstract: A power amplifier (PA) linearization technique with a wider linearized power range is proposed. Proposed two types of linearizers with cross-coupled PMOS and NMOS configuration. The idea is to use a complimentary device compared with the PA core device, and the behavior of Cgs of the linearizer are also complimentary to the PA itself. In the other words, the overall Cgs of the PA with the linearizer would be constant without leading to non-linear waveform. Both linearizers can effectively compensate not only AMAM but also AMPM. First type of linearizer can be integrated with PA cores, and second type of linearizer can be used in the IMN. Both linearizers have effective IM3 reduction in different corner.Type: GrantFiled: August 19, 2021Date of Patent: January 7, 2025Assignee: Kyocera International Inc.Inventors: Jin-Fu Yeh, James June-Ming Wang, Yuh-Min Lin
-
Patent number: 12136918Abstract: A driver system includes a non-inverting system input, an inverting system input, a non-inverting system output and an inverting system output. The driver system includes a line driver which includes a non-inverting driver input coupled to the non-inverting system input and includes an inverting driver input coupled to the inverting system input. The line driver includes an inverting driver output and a non-inverting driver output. The driver system includes a first termination resistor coupled between the non-inverting driver output and the non-inverting system output and includes a second termination resistor coupled between the inverting driver output and the inverting system output. The driver system includes a first amplifier stage coupled to the line driver and includes a second amplifier stage coupled to the line driver.Type: GrantFiled: July 25, 2022Date of Patent: November 5, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Srijan Rastogi, Sumantra Seth, Baher Haroun
-
Patent number: 12119792Abstract: A variable gain amplifier circuit includes first and second input terminals, first and second output terminals, first and second transistors respectively having bases electrically connected to the first and second input terminals and having collectors electrically connected to the first and second output terminals, and a degeneration circuit connected between emitters of the first and second transistors. The degeneration circuit has first and second MOS transistors each having two current terminals connected in series between the emitters of the first and second transistors, series resistor circuits, first and second current sources, two resistive elements connected between the first and second current sources and gates of the first and second MOS transistors, and two resistive elements connected between the first and second current sources and two nodes of the series resistor circuits.Type: GrantFiled: November 9, 2021Date of Patent: October 15, 2024Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Hiroshi Uemura, Keiji Tanaka
-
Patent number: 12119891Abstract: A contactless integrated circuit (IC) card reader configured to communicate with a contactless IC card includes an antenna circuit, a variable amplifier that amplifies a carrier signal at an amplification gain and outputs the amplified carrier signal to the antenna circuit as a transmit signal, a variable attenuator that attenuates a receive signal received through the antenna circuit at an attenuation ratio, and a controller that controls the amplification gain and the attenuation ratio based on the attenuated receive signal.Type: GrantFiled: May 4, 2023Date of Patent: October 15, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hyunjae Kang
-
Patent number: 12070313Abstract: Aspects of the current subject matter are directed to a sensor assembly of an analyte monitoring device including one or more microneedle arrays. Aspects are directed to components and architecture of a sensor assembly to implement power and processing aspects of a microneedle array-based continuous analyte monitoring device for the detection and measuring of an analyte. A source of a power-on event is determined, and the analyte monitoring device is transitioned to a mode that corresponds to the determined source. When a power-on event is determined to be a valid power-on event, the analyte monitoring device is transition to a mode that corresponds to a type of the valid power-on event.Type: GrantFiled: July 5, 2023Date of Patent: August 27, 2024Assignee: Biolinq IncorporatedInventors: Daniel Alonso-Soski, Anderson Micu, Yan Li, Christopher Griffith, Jennifer Ruth Walters Fuchs
-
Patent number: 12034415Abstract: According to one embodiment, a semiconductor circuit includes: an amplifier including an input terminal; an output circuit including a first node connected to the amplifier, and first and second output terminals, the output circuit performing a first output mode using one of the first and second output terminals or a second output mode using the first and second output terminals; and a bypass circuit between the input terminal and the first node. The output circuit includes a first switch between a second node and the first output terminal, a second switch between a third node and the second output terminal, a third switch between the second and third nodes, a first passive circuit connected to the second node, a second passive circuit connected to the third node, and a third passive circuit between the second and third nodes.Type: GrantFiled: March 15, 2021Date of Patent: July 9, 2024Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Toshiki Seshita, Yasuhiko Kuriyama
-
Patent number: 12009850Abstract: An amplifying circuit includes a first reconfigurable amplifier configured to selectively operate in a cascode mode or a non-cascode mode, wherein an input of the first reconfigurable amplifier is coupled to a first input of the amplifying circuit, and an output of the first reconfigurable amplifier is coupled to an output of the amplifying circuit. The amplifying circuit also includes a second reconfigurable amplifier configured to selectively operate in the cascode mode or the non-cascode mode, wherein an input of the second reconfigurable amplifier is coupled to a second input of the amplifying circuit, and an output of the second reconfigurable amplifier is coupled to the output of the amplifying circuit.Type: GrantFiled: May 12, 2023Date of Patent: June 11, 2024Assignee: QUALCOMM IncorporatedInventors: Janakiram Sankaranarayanan, Jun Tan, Lai Kan Leung, Timothy Donald Gathman, Mehmet Ipek, Ojas Choksi
-
Patent number: 11996818Abstract: An apparatus includes a differential current-to-voltage conversion circuit that includes an input sampling stage circuit, a differential integration and DC signal cancellation stage circuit, and an amplification and accumulator stage circuit. An input common mode voltage of the differential current-to-voltage conversion circuit is independent of an output common mode voltage of the differential current-to-voltage conversion circuit.Type: GrantFiled: June 9, 2020Date of Patent: May 28, 2024Assignee: ams International AGInventors: Rahul Thottathil, Ravi Kumar Adusumalli, Parvathy S. J., Veeresh Babu Vulligaddala
-
Patent number: 11979125Abstract: Techniques for setting a gain of an amplifier circuit in which the external resistor of the amplifier circuit is used to determine an internal gain setting to select. A voltage across the external resistor can be compared to an on-chip reference, and then used to program the desired gain. The techniques can mitigate or eliminate the need for a high-accuracy external resistor and can allow substantial improvements in initial gain accuracy and gain drift for existing boards and/or systems with only a bill of material change.Type: GrantFiled: March 9, 2022Date of Patent: May 7, 2024Assignee: Analog Devices, Inc.Inventor: Gregory Lawrence Disanto
-
Patent number: 11962278Abstract: An aspect includes a filtering method including operating a first filter to filter a first input signal to generate a first output signal; operating a second filter to filter a second input signal to generate a second output signal; and selectively coupling at least a portion of the second filter with the first filter to filter a third input signal to generate a third output signal. Another aspect includes a filtering method including operating switching devices to configure a filter with a first set of pole(s); filtering a first input signal to generate a first output signal with the filter configured with the first set of pole(s); operating the switching devices to configure the filter with a second set of poles; and filtering a second input signal to generate a second output signal with the filter configured with the second set of poles.Type: GrantFiled: May 12, 2021Date of Patent: April 16, 2024Assignee: QUALCOMM IncorporatedInventors: Ahmed Abbas Mohamed Helmy, Mehran Bakhshiani, Francesco Gatta, Hasnain Lakdawala, Rahul Karmaker, Shankar Guhados
-
Patent number: 11936507Abstract: A transceiver circuit includes a receiver front end utilizing a ring oscillator, and a transmitter front end utilizing a pass-gate circuit in a first feedback path across a last-stage driver circuit. The transceiver circuit provides low impedance at low frequency and high impedance at high frequency, and desirable peaking behavior.Type: GrantFiled: March 10, 2023Date of Patent: March 19, 2024Assignee: NVIDIA CORP.Inventors: Sanquan Song, John Poulton
-
Patent number: 11923119Abstract: A tunable inductor arrangeable on a chip or substrate comprises a first winding part connected at one end to a first input of the tunable inductor arrangement, a second winding part connected at one end to the other end of the first winding part, a third winding part connected at one end to a second input of the tunable inductor arrangement, a fourth winding part connected at one end to the other end of the third winding part, and a switch arrangement arranged. The switch arrangement tunes the tunable inductor by selectively connecting the first and fourth winding parts in parallel and the second and third winding parts in parallel, with the parallel couplings in series between the first and second inputs, or connecting the first, second, fourth and third winding parts in series between the first and second inputs. Corresponding transceivers, communication devices, methods and computer programs are disclosed.Type: GrantFiled: November 14, 2022Date of Patent: March 5, 2024Assignee: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)Inventors: Magnus Nilsson, Magnus Sandgren
-
Patent number: 11888454Abstract: A blocking signal cancellation low noise amplifier system includes a first low noise amplifier, a second low noise amplifier, a blocking signal extraction and bias generation circuit, a bias switching circuit, and a bias switching signal generating circuit. The first low noise amplifier is used for dynamic input matching, and the first low noise amplifier receives an input signal and outputs it after amplifying. The blocking signal extraction and bias generation circuit is used to extract a blocking signal from the output signal of the first low noise amplifier, and output a DC voltage signal. The bias switching circuit is used to switch the first low noise amplifier between a blocking mode and a small signal mode. The bias switching signal generating circuit is used to compare the DC bias voltage signal VB2 with a preset reference voltage signal Vref.Type: GrantFiled: July 20, 2021Date of Patent: January 30, 2024Assignee: THE CHINESE UNIVERSITY OF HONG KONG, SHENZHENInventors: Liang Wu, Yifu Li, Xiaoping Wu, Shiyuan Zheng
-
Patent number: 11870404Abstract: An apparatus is disclosed for gain stabilization. In an example aspect, the apparatus includes an amplifier and a gain-stabilization circuit. The amplifier has a gain that is based on a bias voltage and an amplification control signal. The gain-stabilization circuit is coupled to the amplifier and includes a replica amplifier. The replica amplifier has a replica gain that is based on the bias voltage and the amplification control signal. The gain-stabilization circuit is configured to adjust at least one of the bias voltage or the amplification control signal based on a gain error associated with the replica amplifier.Type: GrantFiled: May 13, 2021Date of Patent: January 9, 2024Assignee: QUALCOMM IncorporatedInventors: Kentaro Yamamoto, Aram Akhavan, Ganesh Kiran, Lei Sun, Elias Dagher, Dinesh Jagannath Alladi
-
Patent number: 11855598Abstract: A variable gain amplifier includes input terminals configured to receive a differential input of the variable gain amplifier, output terminals configured to generate a differential output of the variable gain amplifier, the differential output having a gain applied by the variable gain amplifier to the differential input, and an impedance ladder circuit coupled to the input terminals, the impedance ladder circuit comprising a plurality of semiconductor switches configured to receive respective control signals based on a control voltage. The plurality of semiconductors switches are responsive to the respective control signals to adjust the gain of the variable gain amplifier and configured with a predetermined exponential scale such that the impedance ladder circuit causes a slope of the gain of the variable gain amplifier relative to the control voltage to be generally linear.Type: GrantFiled: August 25, 2022Date of Patent: December 26, 2023Assignee: Marvell Asia Pte Ltd.Inventors: Praveen Prabha, Karthik Raviprakash, Luke Wang, Stephane Dallaire
-
Patent number: 11848648Abstract: An amplifier circuit configuration capable of processing non-contiguous intra-band carrier aggregate (CA) signals using amplifiers is disclosed herein. In some cases, each of a plurality of amplifiers is an amplifier configured as a cascode (i.e., a two-stage amplifier having two transistors, the first configured as a “common source” input transistor, e.g., input field effect transistor (FET), and the second configured in a “common gate” configuration as a cascode output transistor, (e.g. cascode output FET). In other embodiments, the amplifier may have additional transistors (i.e., more than two stages and/or stacked transistors). The amplifier circuit configuration can be operated in either single mode or split mode. A switchable coupling is placed between the drain of the input FETs of each amplifier within the amplifier circuit configuration.Type: GrantFiled: January 11, 2022Date of Patent: December 19, 2023Assignee: pSemi CorporationInventors: Kashish Pal, Emre Ayranci, Miles Sanner
-
Patent number: 11835554Abstract: The present application relates to current sensing circuitry (100) that comprises a differential amplifier (110) comprising first and second inputs configured to sense a current across a sense resistance, and an output configured to output a current sense signal. The circuitry (100) further comprises a first current source, a second current source and a switch network operable in: a first phase in which the first current source is connected to the first input and disconnected from the output, and the second current source is connected to the output and disconnected from the first input; and a second phase in which the first current source is connected to the output and disconnected from the first input, and the second current source is connected to the first input and disconnected from the output.Type: GrantFiled: December 21, 2020Date of Patent: December 5, 2023Assignee: Cirrus Logic Inc.Inventors: Dipankar Nag, Peter Hsu, Kapil R. Sharma, Gordon J. Bates, Simon R. Foster, Mark J. McCloy-Stevens
-
Patent number: 11750151Abstract: Apparatus and methods for biasing power amplifiers are provided herein. In certain embodiments, a power amplifier includes a bipolar transistor having a base biased by a bias network having a reactance that controls an impedance at the transistor base to achieve substantially flat phase response over large dynamic power levels. For example, the bias network can have a frequency response, such as a high-pass or band-pass response, that reduces the impact of power level on phase distortion (AM/PM).Type: GrantFiled: June 14, 2021Date of Patent: September 5, 2023Assignee: Skyworks Solutions, Inc.Inventors: Kunal Datta, Khaled A. Fayed, Edward James Anthony, Srivatsan Jayaraman, Jinghang Feng
-
Patent number: 11742813Abstract: A piecewise linear gain amplifier circuit includes a differential preamplifier and a plurality of transconductors. The differential preamplifier is electrically coupled to a differential input having an input voltage. The transconductors are electrically coupled in parallel with each other. Each transconductor includes a respective differential input that is electrically coupled to a differential output of the differential preamplifier. In addition, each transconductor includes a respective differential output that is electrically coupled to a common differential PWL output. Each transconductor has a different linear input range. An optional attenuation circuit can be electrically coupled in parallel to the differential preamplifier. The differential output of the attenuation circuit can be electrically coupled to a differential input of another transconductor, and that transconductor can have a differential output that is electrically coupled to the common differential PWL output.Type: GrantFiled: August 2, 2021Date of Patent: August 29, 2023Assignee: Omni Design Technologies, Inc.Inventors: Vaibhav Tripathi, Vikas Singh
-
Patent number: 11632275Abstract: A transceiver circuit includes a receiver front end utilizing a ring oscillator, and a transmitter front end utilizing a pass-gate circuit in a first feedback path across a last-stage driver circuit. The transceiver circuit provides low impedance at low frequency and high impedance at high frequency, and desirable peaking behavior.Type: GrantFiled: April 28, 2021Date of Patent: April 18, 2023Assignee: NVIDIA CORP.Inventors: Sanquan Song, John Poulton
-
Patent number: 11502656Abstract: A variable gain amplifier includes a first transistor group which is connected to an input terminal and an output terminal, and which amplifies a signal from the input terminal to output the amplified signal to the output terminal; a second transistor group connected to the input terminal; a third transistor group connected to the output terminal; and a controller configured to control the first transistor group, the second transistor group, and the third transistor group so that a total number of the number of transistors to be turned on in the first transistor group and the second transistor group is kept at a constant value, and total numbers of transistors to be turned on in the first transistor group and in the third transistor group are the same.Type: GrantFiled: December 15, 2020Date of Patent: November 15, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Wataru Yamamoto, Koji Tsutsumi, Mitsuhiro Shimozawa
-
Patent number: 11469720Abstract: A split-steer amplifier with an invertible phase output, includes a first transistor having its base coupled to a positive node of an input port, its emitter coupled to ground, and collector connected to a positive intermediate node; a second transistor having its base coupled to a negative node of the input port, its emitter coupled to ground, and collector connected to a negative intermediate node; and multiple output ports each having a transistor arrangement operable to couple a positive node of that output port to the positive intermediate node and a negative node of that output port to the negative intermediate node, operable to couple the positive node of that output port to the negative intermediate node and the negative node of that output port to the positive intermediate node, and operable to decouple the positive node and the negative node of that output port from the intermediate nodes.Type: GrantFiled: September 3, 2020Date of Patent: October 11, 2022Assignee: AyDee Kay LLCInventors: Tom Heller, Yanir Schwartz, Oded Katz
-
Patent number: 11463059Abstract: The present invention is directed to electrical circuits. In a specific embodiment, the present invention provides variable gain amplifier that includes an impedance ladder and a control circuit. The impedance ladder includes n switches configured in parallel. The control circuit includes a digital-to-analog converter and an amplifier. The control circuit generates n control signals for the n switches. There are other embodiments as well.Type: GrantFiled: March 23, 2021Date of Patent: October 4, 2022Assignee: Marvell Asia Pte Ltd.Inventors: Praveen Prabha, Karthik Raviprakash, Luke Wang, Stephane Dallaire
-
Patent number: 11456708Abstract: Equalizing an input signal according to a receiver equalizer peaking circuit having a capacitor FET (CFET) providing a capacitive value and a resistor FET (RFET) providing a resistive value, generating a capacitor control voltage at a gate of the CFET using a capacitor controller DAC based on a first reference voltage, and a RFET control voltage at a gate of the RFET using a resistor controller DAC based on a second reference voltage, generating the first reference voltage using a replica input FET, the first reference voltage varying according to a threshold voltage (Vt) of an input FET, providing the first reference voltage to the capacitor controller DAC, generating the second reference voltage using a replica RFET, the second reference voltage varying with respect to the first reference voltage and a Vt of the replica of the RFET, and providing the second reference voltage to the resistor controller DAC.Type: GrantFiled: April 30, 2021Date of Patent: September 27, 2022Assignee: KANDOU LABS SAInventor: Suhas Rattan
-
Patent number: 11418163Abstract: The present invention is directed electrical circuits. According to a specific embodiment, the present invention provides a variable gain amplifier that includes a first switch, which includes drain terminal coupled to an inductor. A second switch is configured in parallel to the inductor, and the resistance value of the second switch is adjustable in response to a control signal. There are other embodiments as well.Type: GrantFiled: June 11, 2020Date of Patent: August 16, 2022Assignee: Marvell Asia Pte Ltd.Inventors: Sagar Ray, Jeffrey Wang, Karthik Raviprakash
-
Patent number: 11349463Abstract: A wideband buffer circuit and a wideband communication circuit that uses the wideband buffer circuit. The wideband buffer circuit includes first and second transistors deployed as a voltage buffer and connected to first and second input terminals, first and second parallel resistor-capacitor pairs connected to the first and second transistors, first and second cross-coupled transistors connected to the first and second parallel resistor-capacitor pairs and connected to first and second output terminals, and first and second current sources connected to the first and second cross-coupled transistors and a fixed voltage. The first transistor, the first parallel resistor-capacitor pair, the first cross-coupled transistor and the first current source are connected in series. The second transistor, the second parallel resistor-capacitor pair, the second cross-coupled transistor and the second current source are connected in series.Type: GrantFiled: October 29, 2020Date of Patent: May 31, 2022Assignee: NXP B.V.Inventors: Siamak Delshadpour, Xu Zhang
-
Patent number: 11316601Abstract: An apparatus for transmitting broadcasting signal using transmitter identification scaled by 4-bit injection level code and method using the same are disclosed. An apparatus for transmitting broadcasting signal according to an embodiment of the present invention includes a waveform generator configured to generate a host broadcasting signal; a transmitter identification signal generator configured to generate a transmitter identification signal for identifying a transmitter, the transmitter identification signal scaled by an injection level code; and a combiner configured to inject the transmitter identification signal into the host broadcasting signal in a time domain so that the transmitter identification signal is transmitted synchronously with the host broadcasting signal.Type: GrantFiled: January 16, 2020Date of Patent: April 26, 2022Assignee: Electronics and Telecommunications Research InstituteInventors: Sung-Ik Park, Sun-Hyoung Kwon, Jae-Young Lee, Heung-Mook Kim, Nam-Ho Hur
-
Patent number: 11309845Abstract: In optical receivers, extending the transimpedance amplifier's (TIA) dynamic range is a key to increasing the receiver's dynamic range, and therefore increase the channel capacity. Ideally, the TIA requires controllable gain, whereby the receiver can modify the characteristics of the TIA and/or the VGA to process high power incoming signals with a defined maximum distortion, and low power incoming signals with a defined maximum noise. A solution to the problem is to provide TIA's with reconfigurable feedback resistors, which are adjustable based on the level of power, e.g. current, generated by the photodetector, and variable load resistors, which are adjustable based on the change in impedance caused by the change in the feedback resistor.Type: GrantFiled: April 2, 2020Date of Patent: April 19, 2022Assignee: Nokia Solutions and Networks OyInventors: Ariel Leonardo Vera Villarroel, Abdelrahman Ahmed, Alexander Rylyakov
-
Patent number: 11296667Abstract: Embodiments of a linear equalizer are disclosed. In an embodiment, a linear equalizer includes a plurality of input transistors, a plurality of gain control transistors and first and second impedance elements. The plurality of input transistors is connected to input terminals of the linear equalizer to receive input signals. The plurality of gain control transistors is connected between a supply voltage and the plurality of input transistors. The plurality of gain control transistors is also connected to gain control terminals to receive gain control signals. At least some of the gain control transistors are connected to output terminals of the linear equalizer to transmit output signals. The first and second impedance elements are connected between at least some of the input transistors and at least one fixed voltage. A peaking gain of the linear equalizer is defined by gain control signals applied to the gain control terminals.Type: GrantFiled: October 29, 2020Date of Patent: April 5, 2022Assignee: NXP B.V.Inventor: Siamak Delshadpour
-
Patent number: 11277106Abstract: A multi-stage transimpedance amplifier (TIA) with an adjustable input linear range is disclosed. The TIA includes a first stage, configured to convert a single-ended current signal from an optical sensor of a receiver signal chain to a single-ended voltage signal, and a second stage, configured to convert the single-ended voltage signal provided by the first stage to a differential signal. In such a TIA, the input linear range may be adjusted using a clamp that is programmable with an output offset current to keep the second stage of the TIA from overloading and to maintain a linear transfer function without compression.Type: GrantFiled: April 23, 2020Date of Patent: March 15, 2022Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANYInventors: Joseph Adut, Jeremy Wong, Eugene Cheung, Brian Hamilton, Gregory Fung
-
Patent number: 11275428Abstract: The present application provides a capacitance detection circuit, which could reduce the influence of screen noise on capacitance detection. The capacitance detection circuit includes: an amplification circuit connected to the capacitor to be detected, and configured to convert a capacitance signal of the capacitor to be detected into a voltage signal, the voltage signal being associated with the capacitance of the capacitor to be detected; and a control circuit connected to the amplification circuit, and configured to control an amplification factor of the amplification circuit to be a first amplification factor in a first period, and to control the amplification factor of the amplification circuit to be a second amplification factor in a second period, where noise generated by the screen in the first period is less than noise generated by the screen in the second period, and the first amplification factor is greater than the second amplification factor.Type: GrantFiled: December 15, 2020Date of Patent: March 15, 2022Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Guangkai Yuan, Guopao Li, Zhi Yao, Guanliang Liao
-
Patent number: 11277108Abstract: An example VGA includes a transistor arrangement having a plurality of transistors configured to realize one or more gain step circuits of the VGA, and a cross-couple switching arrangement having a plurality of switches configured to selectively change the coupling of the terminals of at least some of the transistors depending on whether a given gain step circuit is supposed to be in an ON state or in an OFF state. Using the cross-couple switching arrangement advantageously allows keeping all of the transistors ON at all times during operation and changing the coupling of some transistor terminals to either realize an in-phase addition of currents flowing through various transistors to apply the maximum gain or realize a subtraction of currents to apply the minimum gain. Such a VGA may be inherently wideband, enabling a highly linear, wideband operation without having to resort to significant trade-offs with other performance parameters.Type: GrantFiled: December 28, 2020Date of Patent: March 15, 2022Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANYInventors: Yahia Z. M. Ibrahim, Mohamed Ahmed Youssef Abdalla
-
Patent number: 11258304Abstract: A device configured for wireless power transfer includes a digital controller configured to generate a plurality of switch control signals, and a transceiver configured to generate a wireless signal for the wireless power transfer. The transceiver includes a plurality of switches, each switch of the plurality of switches being responsive to a respective switch control signal of the plurality of switch control signals such that the wireless signal has a waveform shaped in accordance with a code sequence for the wireless power transfer. The code sequence is one of a set of predetermined code sequences, each predetermined code sequence being orthogonal to each other predetermined code sequence of the set of predetermined code sequences.Type: GrantFiled: July 5, 2019Date of Patent: February 22, 2022Assignee: The Regents of the University of MichiganInventors: Al-Thaddeus Avestruz, Akshay Sarin
-
Patent number: 11245366Abstract: Distributed amplifiers with controllable linearization are provided herein. In certain embodiments, a distributed amplifier includes a differential input transmission line, a differential output transmission line, and a plurality of differential distributed amplifier stages connected between the differential input transmission line and the differential output transmission line at different points or nodes. The distributed amplifier further includes a differential non-linearity cancellation stage connected between the differential input transmission line and the differential output transmission line and providing signal inversion relative to the differential distributed amplifier stages. The differential non-linearity cancellation stage operates with a separately controllable bias from the differential distributed amplifier stages, thereby providing a mechanism to control the linearity of the distributed amplifier.Type: GrantFiled: February 13, 2020Date of Patent: February 8, 2022Assignee: Analog Devices, Inc.Inventor: Jonathan Xiang Wu
-
Patent number: 11233482Abstract: A receiver front-end includes a first peaking gain stage configured to amplify a received differential pair of signals received on an input differential pair of nodes. The first peaking gain stage has a first frequency response including a first peak gain at or near a carrier frequency in a first pass band. The first peak gain occurs just prior to a first cutoff frequency. A second peaking gain stage is configured to amplify a differential pair of signals generated by the first peaking gain stage. The second peaking gain stage has a high input impedance and a second frequency response including a second peak gain at or near the carrier frequency in a second pass band. The second peak gain occurs just prior to a second cutoff frequency. The first peaking gain stage and the second peaking gain stage have a cascaded peak gain at or near the carrier frequency.Type: GrantFiled: July 31, 2019Date of Patent: January 25, 2022Assignee: Skyworks Solutions, Inc.Inventor: Mohammad Al-Shyoukh
-
Patent number: 11228293Abstract: A differential amplifier circuit includes: a control current source supplying a control current; paired bipolar transistors; an a variable resistance circuit including: a series circuit of a first resistor and a second resistor having an identical resistance, the series circuit electrically connected between a first terminal and a second terminal of the variable resistance circuit; a first field effect transistor (FET) having a source and a drain being electrically connected to emitters of the paired bipolar transistors, respectively; and a second FET having a drain, a gate being electrically connected to the drain thereof, the gate of the first FET, and a control terminal of variable resistance circuit, a source being electrically connected to a connection node between the first resistor and the second resistor, wherein the control current source adjusts the control current to allow transconductance of the second FET to be kept constant.Type: GrantFiled: December 2, 2019Date of Patent: January 18, 2022Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Yoshiyuki Sugimoto, Keiji Tanaka
-
Patent number: 11223767Abstract: Various embodiments of the present technology may provide methods and apparatus for optical image stabilization. A system may include an actuator control circuit responsive to a sensor and a feedback signal from an actuator. The actuator control circuit may be configured to calibrate a gain applied to a drive signal based on a measured difference value of the feedback signal generated by the actuator control circuit and a predetermined difference value.Type: GrantFiled: February 25, 2021Date of Patent: January 11, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yoshihisa Tabuchi, Tomofumi Watanabe
-
Patent number: 11213855Abstract: An array of CMUT cells has a DC bias voltage (VB) coupled to the membrane and floor electrodes of the cells to bias the electrode to a desired collapsed or partially collapsed state. The low voltage or ground terminal of the DC bias supply is coupled to the patient-facing membrane electrodes and the high voltage is applied to the floor electrodes. An ASIC for controlling the CMUT array is located in the probe with the array. The ASIC electronics are electrically floating relative to ground potential of the ultrasound system to which the CMUT probe is connected. Control and signal lines are coupled to the CMUT probe by level shifters which translate signals to the floating potential of the ASIC and provide DC isolation between the CMUT probe and the ultrasound system.Type: GrantFiled: August 11, 2016Date of Patent: January 4, 2022Assignee: KONINKLIJKE PHILIPS N.V.Inventor: Bernard Joseph Savord
-
Patent number: 11190137Abstract: An amplifier includes an amplifying device and a bias circuit for providing a bias voltage for the amplifying device. The bias circuit is configured to provide the bias voltage in dependence of an output signal of an optical coupling arrangement which provides for electrical isolation.Type: GrantFiled: October 22, 2019Date of Patent: November 30, 2021Assignee: ADVANTEST CORPORATIONInventor: Anton Thoma
-
Patent number: 11183979Abstract: The invention relates to a gain-control stage (100) for generating gain-control signals (Vc+, Vc?) for controlling an external variable-gain amplifying unit (101). The gain-control stage comprises a first (102) and a second differential amplifier unit (112) that receive, at a respective input interface (104,114) a reference voltage signal (VRef) and a variable gain-control voltage signal (VGC). The second differential amplifier unit is configured to provide, via a second output interface (120), a control voltage signal (V1) to a controllable first current source (106) of the first differential amplifier unit (102). The first differential amplifier unit (102) is configured to provide, via a first output interface (110), the first and the second gain-control signal (VC+, VC?) in dependence on the variable gain-control voltage signal (VGC), the reference voltage signal (VRef) and a first biasing current (IB1) that depends on the control voltage signal.Type: GrantFiled: December 18, 2019Date of Patent: November 23, 2021Assignee: IHP GMBH—INNOVATIONS FOR HIGH PERFORMANCE MICROELECTRONICS/LEIBNIZ-INSTITUT FÜR INNOVATIVE MIKROELEKTRONIKInventors: Pedro Rito, Iria Garcia Lopez, Minsu Ko, Dietmar Kissinger
-
Patent number: 11177773Abstract: The application describes a transimpedance amplifier circuit having a first circuit branch extending between first and second supply nodes. An input NMOS transistor is located in the first circuit branch, with its drain terminal coupled to the first supply node via a load resistor, its source terminal coupled to the second supply node and its gate terminal coupled to an input node for receiving an input signal. The circuit includes a PMOS transistor having its source terminal coupled to a third supply node, its drain terminal coupled to the first circuit branch, at a node in a part of the first circuit branch extending from the drain terminal of the input transistor to the load resistor, and its gate terminal coupled to the input node. A drain current of the PMOS transistor contributes a proportion but not all of a drain current for input NMOS transistor.Type: GrantFiled: July 22, 2020Date of Patent: November 16, 2021Assignee: SEMTECH CORPORATIONInventor: Jonah Edward Nuttgens
-
Patent number: 11159136Abstract: A variable gain amplifier (VGA) is provided. The VGA includes at least one amplifier circuit, at least one current-steering circuit and at least one bias voltage circuit. Each current-steering circuit is coupled to its corresponding amplifier circuit. Each bias voltage circuit is coupled to its corresponding current-steering circuit to provide a positive bias voltage to each current-steering circuit.Type: GrantFiled: December 30, 2019Date of Patent: October 26, 2021Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Jeng-Han Tsai, Yi-Tso Cheng, Wei-Tsung Li
-
Patent number: 11152901Abstract: An instrumentation amplifier including a pair of input amplifiers, each including an input transistor and a feedback current amplifier configured to amplify and feedback an error current from the input transistor. The arrangement can enable a current efficient solution where the amplifier can operate with very low input signals that are close to, or potentially below ground, without requiring a negative power supply voltage.Type: GrantFiled: September 5, 2019Date of Patent: October 19, 2021Assignee: Analog Devices, Inc.Inventor: Michael J. Guidry
-
Patent number: 11146217Abstract: A signal amplifier circuit having high power supply rejection ratio includes: a pre-amplifier which generates a driving signal at a driving control node; and a driving circuit which converts an input power to an output power. The driving circuit includes: a driving transistor, having a first terminal coupled to the input power and a second terminal coupled to the output power; and a power rejection circuit which includes a noise selection circuit. When the driving transistor operates in its linear region, the power rejection circuit senses an AC component of a power noise of the input power to generate an operation noise signal. The power rejection circuit generates the power rejection signal in AC form according to the operation noise signal to reject the power noise so as to increase the power supply rejection ratio.Type: GrantFiled: July 8, 2020Date of Patent: October 12, 2021Assignee: RICHTEK TECHNOLOGY CORPORATIONInventor: Min-Hung Hu
-
Patent number: 11128267Abstract: A variable current trans-impedance amplifier (TIA) for an ultrasound device is described. The TIA may be coupled to an ultrasonic transducer to amplify an output signal of the ultrasonic transducer representing an ultrasound signal received by the ultrasonic transducer. During acquisition of the ultrasound signal by the ultrasonic transducer, one or more current sources in the TIA may be varied.Type: GrantFiled: November 1, 2018Date of Patent: September 21, 2021Assignee: BFLY OPERATIONS, INC.Inventors: Kailiang Chen, Keith G. Fife, Nevada J. Sanchez, Andrew J. Casper, Tyler S. Ralston