Including Differential Amplifier Patents (Class 330/252)
-
Patent number: 11611323Abstract: An automatic gain control circuit includes a linear-to-log conversion circuit, a current amplifier circuit, and an amplitude sense circuit. The current amplifier circuit includes a current input terminal coupled to an output terminal of the linear-to-log conversion circuit. The amplitude sense circuit includes an input terminal coupled to an output terminal of the current amplifier circuit, and an output terminal coupled to a gain control input terminal of the current amplifier circuit.Type: GrantFiled: October 2, 2019Date of Patent: March 21, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Qunying Li, Shanmuganand Chellamuthu
-
Patent number: 11552607Abstract: A voltage-to-current converter circuit comprises an amplifier, a resistor, first and second feedback circuits, and an output circuit. The amplifier is configured to receive a differential input voltage signal. The resistor is coupled between first and second nodes of the amplifier. The first feedback circuit is coupled to a third node of the amplifier, provides feedback to the first and second nodes when the value of the input voltage signal is in a first range, and is turned off otherwise. The second feedback circuit is coupled to a fourth node of the amplifier, provides feedback to the first and second nodes when the value of the input voltage signal is in a second range different from the first range, and is turned off otherwise. The output circuit produces a differential current output signal having a value according to the value of the input voltage signal.Type: GrantFiled: January 3, 2022Date of Patent: January 10, 2023Assignee: NEWRACOM, INC.Inventor: Seong-Sik Myoung
-
Patent number: 11539382Abstract: Methods and devices to support multiple frequency bands in radio frequency (RF) circuits are shown. The described methods and devices are based on adjusting the effective width of a transistor in such circuits by selectively disposing matching transistors in parallel with the transistor. The presented devices and methods can be used in RF circuits including low noise amplifiers (LNAs), RF receiver front-ends or any other RF circuits where input matching to wideband inputs is required.Type: GrantFiled: October 19, 2021Date of Patent: December 27, 2022Assignee: PSEMI CORPORATIONInventors: Parvez Daruwalla, Rong Jiang, Sung Kyu Han, Khushali Shah
-
Patent number: 11522503Abstract: A first transmission line and a second transmission line that are connected in series to each other are disposed at different positions in a thickness direction of a substrate. A third transmission line is disposed between the first transmission line and the second transmission line in the thickness direction of the substrate. The third transmission line includes a first end portion connected to one end portion of the first transmission line, and a second end portion that is AC-grounded. The first transmission line and the second transmission line are electromagnetically coupled to the third transmission line.Type: GrantFiled: August 26, 2019Date of Patent: December 6, 2022Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Masatoshi Hase
-
Patent number: 11496342Abstract: An example apparatus includes: a receiver operable to receive a modulated input signal at a receiver input and output a demodulated signal at a receiver output, the receiver comprising a switch having a first current terminal and a first control terminal, the first current terminal coupled to the receiver output. The example apparatus includes a capacitor having a first terminal and a second terminal, the second terminal coupled to the first control terminal and the first terminal coupled to the receiver input. The example apparatus includes a resistor having a third terminal and a fourth terminal, the fourth terminal coupled to the first control terminal. The example apparatus includes a voltage offset source having an input and an output, the output coupled to the third terminal. The example apparatus includes a current source coupled to the first current terminal.Type: GrantFiled: May 13, 2021Date of Patent: November 8, 2022Assignee: Texas Instruments IncorporatedInventors: Hasibur Rahman, Yang Xu, Ariel Dario Moctezuma
-
Patent number: 11469716Abstract: In a limiting circuit that limits an output voltage of an operational amplifier, the signal quality of the output voltage is improved. The limiting circuit includes a short-circuit transistor and a gate voltage supply unit. In the limiting circuit, the short-circuit transistor short-circuits a path between an input terminal and an output terminal of the operational amplifier in a case where a voltage between the input terminal of the operational amplifier and the gate is higher than a predetermined threshold voltage. Furthermore, in the limiting circuit, the gate voltage supply unit supplies a voltage to the gate, the voltage depending on the threshold voltage and the output voltage of the output terminal.Type: GrantFiled: February 21, 2019Date of Patent: October 11, 2022Assignee: Sony Semiconductor Solutions CorporationInventors: Dan Luo, Koichi Misui
-
Patent number: 11405003Abstract: A transimpedance amplifier (TIA) device design is disclosed. Symmetric components include first and second resistors Ri, Rfb, Re, Rm, Rx, Rc, and Rl, and transistors Q1-Q4. An optional mixer or cascode adds transistors Q5-Q8. Values for resistor components Rx provide extended feedback gain tuning in a TIA-based current amplifier or mixer implementations without greatly affecting the input impedance or requiring more attenuators. Example values for resistor components Rx range from about 50 to about 350 ohms.Type: GrantFiled: August 26, 2020Date of Patent: August 2, 2022Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventor: Gregory M. Flewelling
-
Patent number: 11394352Abstract: A transimpedance amplifier circuit for generating an output voltage in accordance with an input current includes an offset resistor, a common emitter inverting amplifier having a first input and a first output, the first input receiving the input current, an emitter follower having a second input and a second output, the second input being coupled to the first output through the offset resistor, the second output outputting the output voltage, a feedback resistor connected between the second output and the first input, a variable current source connected to a node between the offset resistor and the second input, the variable current source configured to provide an offset current to the offset resistor, the offset current having a current value varied in accordance with a control signal, and a control circuit configured to generate the control signal so that an average voltage of the first output approaches a preset voltage value.Type: GrantFiled: November 13, 2020Date of Patent: July 19, 2022Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Yoshiyuki Sugimoto, Keiji Tanaka, Seiji Kumagai
-
Patent number: 11381207Abstract: An apparatus includes a load pair including a first transistor and a second transistor, a common mode feedback circuit comprising a first common mode feedback transistor and a second common mode feedback transistor, wherein a drain of the first common mode feedback transistor is coupled to a source of the first transistor, and a gate of the first common mode feedback transistor is coupled to a drain of the first transistor, and a drain of the second common mode feedback transistor is coupled to a source of the second transistor, and a gate of the second common mode feedback transistor is coupled to a drain of the second transistor, and an offset cancellation stage coupled to outputs of the load pair.Type: GrantFiled: April 2, 2020Date of Patent: July 5, 2022Assignee: STMicroelectronics International N.V.Inventor: Riju Biswas
-
Patent number: 11350050Abstract: In a solid-state imaging element provided with a differential pair of transistors, noise of a signal from the differential pair is reduced. The semiconductor integrated circuit includes a pixel circuit and a pair of TFETs (Tunnel Field Effect Transistors). In the semiconductor integrated circuit, the pixel circuit photoelectrically converts incident light to generate a pixel signal. Further, in the semiconductor integrated circuit, the pair of TFETs amplifies the difference between the pixel signal generated by the pixel circuit and a predetermined reference signal that changes with time, and outputs the amplified difference as a differential amplification signal.Type: GrantFiled: September 25, 2018Date of Patent: May 31, 2022Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Naohiko Kimizuka
-
Patent number: 11335469Abstract: A dry cask storage system for spent nuclear fuel includes a detection apparatus having a resonant electrical circuit, with resonant electrical circuit being situated within an interior region of a metallic vessel wherein the SNF is situated. The detection apparatus includes a transmitter that generates an excitation pulse that causes the resonant circuit to resonate and to generate a response pulse. The resonant circuit includes an inductor that is formed with a core whose magnetic permeability varies with temperature such that the frequency of the resonant circuit varies as a function of temperature. The response pulse is then used to determine the temperature within the interior of the vessel where the SNF is situated. Pressure detection is also provided.Type: GrantFiled: June 21, 2019Date of Patent: May 17, 2022Assignee: Westinghouse Electric Company LLCInventors: Jorge V. Carvajal, Justin P. Schmidt, Jeffrey L. Arndt, Paul M. Sirianni, Shawn C. Stafford, Kathryn E. Metzger
-
Patent number: 11290074Abstract: The present general inventive concept is directed to a method and system to generate a power signal, including summing a non-inverted reference signal and an inverted feedback signal to output a non-inverted first summation signal, summing an inverted reference signal and a non-inverted feedback signal to output an inverted second summation signal, receiving the first summation signal at a non-inverted input of a differential power output driver, and the second summation signal at an inverted input of the differential power output driver, outputting a non-inverted power signal to a first terminal of an impedance load from a non-inverted output of the differential power output driver, and outputting an inverted power signal to a second terminal of the load from an inverted output of the differential power output driver, the non-inverted power signal also being used as the non-inverted feedback signal, and the inverted power signal also being used as the inverted feedback signal.Type: GrantFiled: October 1, 2018Date of Patent: March 29, 2022Assignee: Technology for Energy CorporationInventors: Kevin Christopher Omoumi, Allen Vaughn Blalock
-
Patent number: 11176888Abstract: A system includes a pixel that emits light based on a signal provided to the pixel. The system may also include a buffer circuit having a differential pair stage, a cascade stage, and an output stage. The differential pair stage may receive a common mode voltage signal via a first switch in response to the first switch receiving a first signal that causes the first switch to close. The differential pair stage may couple a capacitor to the output stage via a second switch that operate based on a second signal, such that the capacitor reduces an offset provided by one or more circuit components in the differential pair stage, the cascade stage, the output stage, or any combination thereof. The differential pair stage may output the common mode voltage to the pixel via the output stage in response to the first signal being present.Type: GrantFiled: June 18, 2020Date of Patent: November 16, 2021Assignee: Apple Inc.Inventors: Shingo Hatanaka, Derek Keith Shaeffer, John T. Wetherell, Nobutaka Shimamura, Yuichi Okuda, Jaeyoung Kang
-
Patent number: 11121685Abstract: An operational amplifier 1 comprises transistors Q1 and Q2 forming an input stage, and input resistors R1 and R2 which form a filter together with parasitic capacitors C1 and C2 accompanying the transistors Q1 and Q2. Resistance values R of the resistors R1 and R2 may be set to R=1/(2?·fc·C), where C is the capacitance value of each of the parasitic capacitors C1 and C2, and fc is the target cutoff frequency of the filter. The operational amplifier 1 may also include a power supply resistor R0 which forms a filter together with a parasitic capacitor C0 accompanying a power supply line.Type: GrantFiled: August 6, 2018Date of Patent: September 14, 2021Assignee: Rohm Co., Ltd.Inventors: Hiroyuki Makimoto, Yusuke Yoshii, Yuki Inoue
-
Patent number: 11121689Abstract: A sensor failure prediction system is a sensor failure prediction system that predicts a failure of a physical quantity sensor including a vibrator element which is driven and vibrates by a drive signal and outputs a detection signal based on a physical quantity, and includes a memory that stores reference information on a reference value of the drive signal or the detection signal, and a processor that outputs prediction information on a stepwise or continuous state until the physical quantity sensor fails, based on signal information on a measurement value of the drive signal or the detection signal and the reference information.Type: GrantFiled: March 19, 2020Date of Patent: September 14, 2021Assignee: Seiko Epson CorporationInventor: Chikara Nakayama
-
Patent number: 11017983Abstract: In one embodiment, an RF power amplifier includes a first transistor and a second transistor in parallel, wherein a gate of the first transistor and a gate of the second transistor are configured to be driven by an RF source. A third transistor comprising a drain is operably coupled to both a source of the first transistor and a source of the second transistor. A control circuit is operably coupled to a gate of the third transistor and configured to alter a gate-to-source voltage of the third transistor, thereby altering a drain current of each of the first transistor and the second transistor, thereby altering an output power of the RF power amplifier.Type: GrantFiled: May 13, 2019Date of Patent: May 25, 2021Inventor: Anton Mavretic
-
Patent number: 10911005Abstract: A transistor amplifier includes at least one differential pair of transistors and a plurality of transformers having a primary winding and a tapped secondary winding. The secondary winding is connected across emitters or sources of each transistor pair. The tap of each secondary has a current source. The primary windings of the plurality of transformers are connected in series. The transistor bases or gates are alternating current (AC) grounded. The collector or drain terminal pairs are connected in parallel. The transistor amplifier exhibits improved input impedance and improved linearity.Type: GrantFiled: May 31, 2019Date of Patent: February 2, 2021Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventor: Kathiravan Krishnamurthi
-
Patent number: 10868505Abstract: Embodiments of improved CMOS input stage circuits and related methods are provided herein to maintain a near constant transconductance across an entire common-mode input voltage range of the input stage. One embodiment includes a pair of NMOS input transistors and a pair of PMOS input transistors, each coupled to receive a differential input voltages at their gate terminals; a current source coupled to source terminals of the pair of PMOS input transistors and configured to generate a current; a current steering circuit configured to steer the current to the pair of NMOS input transistors and/or to the pair of PMOS input transistors, depending on whether a common mode input voltage (CMV) is greater than, less than, or substantially equal to a cross-over voltage; and a current stealing circuit configured to reduce the current when the CMV is substantially equal to the cross-over voltage.Type: GrantFiled: June 4, 2019Date of Patent: December 15, 2020Assignee: Silicon Laboratories Inc.Inventors: Mohamed M. Elsayed, Sudipta Sarkar
-
Patent number: 10869362Abstract: In some embodiments, a wireless local area network (WLAN) front-end can be implemented on a semiconductor die having a semiconductor substrate, and a power amplifier implemented on the semiconductor substrate and configured for WLAN transmit operation associated with a frequency range. The semiconductor die can further include a low-noise amplifier (LNA) implemented on the semiconductor substrate and configured for WLAN receive operation associated with the frequency range. The semiconductor die can further include a transmit/receive switch implemented on the semiconductor substrate and configured to support the transmit and receive operations.Type: GrantFiled: December 4, 2018Date of Patent: December 15, 2020Assignee: Skyworks Solutions, Inc.Inventors: Chun-Wen Paul Huang, Lui Lam, Mark M. Doherty, Michael Joseph McPartlin
-
Patent number: 10819289Abstract: A signal processing circuit includes a signal receiving circuit for generating a first input signal and a second input signal; a signal output circuit for generating a first output signal and a second output signal according to the first input signal and the second input signal; a negative impedance circuit, for amplifying the first input signal at the first input terminal to generate a first amplified input signal at the second output terminal, and for amplifying the second input signal at the second input terminal to generate a second amplified input signal at the first output terminal; a first capacitor; a second capacitor; wherein the first capacitor and the second capacitor have different DC voltage levels at both terminals, such that the impedance-signal variation rate of the negative impedance circuit is lower than a predetermined level.Type: GrantFiled: May 14, 2020Date of Patent: October 27, 2020Assignee: Realtek Semiconductor Corp.Inventors: Chao-Huang Wu, Ka-Un Chan
-
Patent number: 10797674Abstract: The present application provides an apparatus for processing signals of a high-voltage loop, a detector, a battery device, and a vehicle. The apparatus includes a filter circuit connected to an element to be detected and configured to filter signals from the element to be detected; a differential amplification circuit connected to the filter circuit and configured to amplify the filtered signals; and a processor connected to the differential amplification circuit and configured to process the amplified signals.Type: GrantFiled: October 22, 2018Date of Patent: October 6, 2020Assignee: CONTEMPORARY AMPEREX TECHNOLOGY CO., LIMITEDInventors: Zhimin Dan, Wei Zhang, Yizhen Hou, Jia Xu
-
Patent number: 10771070Abstract: A low voltage inverter-based amplifier includes a first inverter-based amplification module, a second inverter-based amplification module, an inverter-based feedforward module, and an inverter-based common mode detector. The first inverter-based amplification module receives an input signal. The second inverter-based amplification module receives the input signal through the inverter-based feedforward module, and receives a first output signal from the first inverter-based amplification module. The inverter-based common mode detector receives an amplified signal from the second inverter-based amplification module, and outputs a feedback signal to the second inverter-based amplification module. Since the first and the second inverter-based amplification modules are both inverter-based, the supply voltage of the low voltage inverter-based amplifier is provided to supply one PMOS and one NMOS for normal operation.Type: GrantFiled: September 28, 2018Date of Patent: September 8, 2020Assignee: KAIKUTEK INC.Inventors: Pang-Ning Chen, Chen-Lun Lin, Ying-Chia Chen, Wei-Jyun Wang, Mike Chun-Hung Wang
-
Patent number: 10742184Abstract: An instrumentation amplifier configured for providing high common mode rejection is described and includes an input differential stage configured to receive a differential input voltage and a folded cascode amplifying stage configured to receive output current mode signals provided from the input differential pair. A plurality of feedback networks is provided to improve the input stage. The amplifier may operate to provide an enhanced common mode rejection ratio of a single gain block in the instrumentation amplifier. In some examples, the circuitry may have a differential folded cascode amplifying stage which permits high precision and low distortion of amplified signals without degrading the common mode rejection ratio.Type: GrantFiled: September 13, 2018Date of Patent: August 11, 2020Assignee: Harman International Industries, IncorporatedInventors: Dimitri Danyuk, Todd A. Eichenbaum
-
Patent number: 10732931Abstract: A negative-operand compatible subtractor circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a difference output node to a voltage proportional to a difference between two received N-bit binary numbers. The subtractor circuit includes two sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The subtractor circuit includes two sets of scaled capacitors, each capacitor of two sets of scaled capacitors electrically connected to the difference output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The subtractor circuit includes a reset circuit configured to draw, in response to a received RESET signal, the difference output node to ground. A control circuit of the subtractor is configured to, in conjunction with the reset circuit, draw the difference output node to a reset voltage.Type: GrantFiled: November 28, 2018Date of Patent: August 4, 2020Assignee: International Business Machines CorporationInventors: Phil Paone, David Paulsen, George Paulik, John E. Sheets, II, Karl Erickson, Gregory J. Uhlmann
-
Patent number: 10727797Abstract: A circuit includes a first signal swapper including a first terminal coupled to a first current source, a second terminal coupled to a second current source, a third terminal coupled to a first current terminal of a first transistor, and a fourth terminal coupled to a third current terminal of a second transistor. The first signal swapper couples the first and second terminals to the third and fourth terminals responsive to a first control signal. First and second switches couple to a gate of the first transistor. The first switch receives the input oscillation signal and the second switch receives a first reference voltage. Third and fourth switches couple to a gate of the second transistor. The third switch receives the input oscillation signal and the fourth switch receives the first reference voltage. A second signal swapper couples to the first signal swapper and to the first and second transistors.Type: GrantFiled: June 27, 2019Date of Patent: July 28, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: George Reitsma
-
Patent number: 10715358Abstract: A circuit for receiving signals in an integrated circuit device. The circuit comprises a first equalizer circuit having a first input for receiving a first input signal and generating an output signal at a first output; a second equalizer circuit having a second input for receiving the output signal generated at the first output of the first equalizer circuit and having a second output; and a control circuit having a control output coupled to the second output of the second equalizer circuit; wherein the control circuit provides an offset cancellation signal or a loopback signal to the second output of the second equalizer circuit. A method of receiving signals in an integrated circuit is also described.Type: GrantFiled: November 29, 2018Date of Patent: July 14, 2020Assignee: XILINX, INC.Inventors: Wenfeng Zhang, Stanley Y. Chen, Hsung Jai Im, Parag Upadhyaya
-
Patent number: 10615750Abstract: A preamplifier circuit includes a first transconductor and a floating transconductor. The first transconductor receives a differential voltage from a sample-and-hold circuit and drives the floating transconductor. The first and floating transconductors output amplified versions of the differential voltage that are not affected by capacitive division, which makes the preamplifier circuit fast. The preamplifier circuit also has a low input capacitance because the floating transconductor is not connected to any external circuitry.Type: GrantFiled: November 28, 2018Date of Patent: April 7, 2020Assignee: NXP B.V.Inventors: Sushil Kumar Gupta, Hitesh Kumar Garg
-
Patent number: 10608602Abstract: The disclosure provides an amplifier. The amplifier includes a first transistor that receives a first input and generates a first load current. A first output node is coupled to a power supply through a first load resistor. The first load resistor receives the first load current. A first capacitor network is coupled to the first output node and draws a first capacitive current from the first output node. A first current buffer is coupled between the first output node and the first transistor. A current through the first current buffer is a summation of the first load current and the first capacitive current.Type: GrantFiled: February 6, 2019Date of Patent: March 31, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Rajendrakumar Joish
-
Patent number: 10574194Abstract: In a general aspect, a circuit can include an amplifier circuit including a first amplifier, a first feedback path, and a second feedback path. The first feedback path can provide a feedback path from a positive output of the first amplifier to a negative input of the first amplifier. The second feedback path can provide a feedback path from a negative output of the first amplifier to a positive input of the first amplifier, The circuit can also include a loop circuit including a second amplifier, The loop circuit can be configured to provide a local feedback loop for the first amplifier and configured to control current flow into the positive input of the first amplifier and into the negative input of the first amplifier.Type: GrantFiled: July 17, 2019Date of Patent: February 25, 2020Assignee: Semiconductor Components Industries, LLCInventors: Tyler Daigle, Hrvoje Jasa, Andrew Jordan, Gregory Maher
-
Patent number: 10476457Abstract: The present invention relates to a novel and inventive compound device structure for a low noise current amplifier or trans-impedance amplifier. The trans-impedance amplifier includes an amplifier portion, which converts current input into voltage using a complimentary pair of novel n-type and p-type current field-effect transistors (NiFET and PiFET) and a bias generation portion using another complimentary pair of NiFET and PiFET. Trans-impedance of NiFET and PiFET and its gain may be configured and programmed by a ratio of width (W) over length (L) of source channel over the width (W) over length (L) of drain channel (W/L of source channel/W/L of drain channel).Type: GrantFiled: July 29, 2016Date of Patent: November 12, 2019Assignee: Circuit Seed, LLCInventors: Susan Marya Schober, Robert C. Schober
-
Patent number: 10425042Abstract: In some examples, an amplifier stage includes a voltage-gain amplifier stage and a negative capacitance circuit coupled to the voltage-gain amplifier stage, the negative capacitance circuit comprising a first transistor that provides a first temperature-biased current.Type: GrantFiled: December 30, 2017Date of Patent: September 24, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ani Xavier, Neeraj Shrivastava, Arun Mohan, Shagun Dusad
-
Patent number: 10425043Abstract: An operational amplifier with a constant transconductance bias circuit and a method thereof are introduced. The operational amplifier includes a differential difference amplifier and the constant transconductance bias circuit. The differential difference amplifier has at least one first differential transistor pair and at least one second differential transistor pair. The constant transconductance bias circuit is electrically connected to the differential difference amplifier, and configured to output a first bias voltage to bias the at least one first differential transistor pair and output a second bias voltage to bias the at least one second differential transistor pair. The first bias voltage and the second bias voltage are configured to maintain constant transconductance of the differential difference amplifier.Type: GrantFiled: May 3, 2018Date of Patent: September 24, 2019Assignee: Novatek Microelectronics Corp.Inventors: Jhih-Siou Cheng, Keko-Chun Liang
-
Patent number: 10418953Abstract: The present invention relates to a novel and inventive compound device structure for a low noise current amplifier or trans-impedance amplifier. The trans-impedance amplifier includes an amplifier portion, which converts current input into voltage using a complimentary pair of novel n-type and p-type current field-effect transistors (NiFET and PiFET) and a bias generation portion using another complimentary pair of NiFET and PiFET. Trans-impedance of NiFET and PiFET and its gain may be configured and programmed by a ratio of width (W) over length (L) of source channel over the width (W) over length (L) of drain channel (W/L of source channel/W/L of drain channel).Type: GrantFiled: July 29, 2016Date of Patent: September 17, 2019Assignee: Circuit Seed, LLCInventors: Susan Marya Schober, Robert C. Schober
-
Patent number: 10409307Abstract: A low dropout (LDO) device with improved linear mode comprising an error amplifier, a programmable attenuation factor circuit coupled to said error amplifier, a feedback network whose input is electrically connected to said programmable attenuation factor circuit and whose output is electrically coupled to the negative input of said error amplifier, a high side (HS) pre-drive circuit whose input is a high impedance (HiZ) mode signal, a low side (LS) pre-drive circuit whose input is a low pull-down input mode signal, a high side (HS) output stage element electrically coupled to said high side (HS) pre-drive circuit, a low side (LS) output stage element electrically coupled to said low side (LS) pre-drive circuit, and a high side sense (HSENSE) output stage element whose gate is electrically coupled to said high side (HS) pre-drive circuit, and whose gate and source are electrically connected to the output of said error amplifier.Type: GrantFiled: January 29, 2018Date of Patent: September 10, 2019Assignee: Dialog Semiconductor GmbHInventors: Zakaria Mengad, Mykhaylo Teplechuk
-
Patent number: 10395591Abstract: A display device including a display unit which has a plurality of pixels and a plurality of driving lines for driving the plurality of pixels; a driving circuit which drives the plurality of pixels through the plurality of driving lines; and a control unit which adjusts a driving capability of the driving circuit according to the number of simultaneous driving lines of the driving circuit.Type: GrantFiled: February 16, 2017Date of Patent: August 27, 2019Assignee: SATURN LICENSING LLCInventor: Teisuke Kishikawa
-
Patent number: 10396144Abstract: Provided is an inductor structure. In embodiments of the invention, the inductor structure includes a first laminated stack. The first laminated stack includes layers of an insulating material alternating with layers of a first magnetic material. The inductor structure includes a laminated second stack formed on the first laminated stack. The second laminated stack includes layers of the insulating material alternating with layers of a second magnetic material. The second magnetic material has a greater permeability than does the first magnetic material.Type: GrantFiled: April 24, 2017Date of Patent: August 27, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hariklia Deligianni, Bruce B. Doris, Eugene J. O'Sullivan, Naigang Wang
-
Patent number: 10389400Abstract: Radio frequency switch circuitry is disclosed having first and second port terminals, a switch branch having first and second branch terminals, and a branch control terminal, wherein the switch branch is configured to pass an RF signal between the first and second branch terminals in an on-state and block the RF signal from passing between the first and second branch terminals in an off-state in response to a control signal that is coupled with the RF signal and received at the first port terminal. Control signal decoupling circuitry has a control signal input terminal coupled to the first port terminal to receive the control signal coupled to the RF signal and a control signal output terminal coupled to the branch control terminal, wherein the control signal decoupling circuitry is configured to decouple the control signal from the RF signal and provide the control signal to the branch control terminal.Type: GrantFiled: October 16, 2018Date of Patent: August 20, 2019Assignee: Qorvo US, Inc.Inventors: Ali Tombak, Daniel Charles Kerr, Edward T. Spears
-
Patent number: 10295573Abstract: A coil that includes compensation.Type: GrantFiled: June 10, 2016Date of Patent: May 21, 2019Assignee: Veris Industries, LLCInventor: Martin Cook
-
Patent number: 10277171Abstract: An amplifying unit includes a converter and a feedback mechanism. The converter has a supply input coupled to a supply node. The converter further has an input terminal configured to receive an input signal. The converter is configured to amplify the input signal from the input terminal to generate an output signal. The feedback mechanism is coupled to the input terminal of the converter and is configured to cause a constant bias current to flow from the supply node through the converter based on the input signal.Type: GrantFiled: July 5, 2017Date of Patent: April 30, 2019Assignee: Taiwan Semiconductor Manufacturing Company LimtedInventors: An-Hsun Lo, En-Hsiang Yeh, Tzu-Jin Yeh, Wen-Sheng Chen
-
Patent number: 10263585Abstract: An amplifier system includes a main amplifier, a cross-over current detector and a controller. The main amplifier includes at least a first driving transistor and a second driving transistor serving as a differential pair, wherein the first driving transistor and the second driving transistor are arranged to receive a first input signal and a second input signal, respectively. The cross-over current detector is coupled to the main amplifier, and is arranged for detecting a cross-over current of the main amplifier, wherein the cross-over current of the main amplifier is an overlapped current from the differential pair. The controller is coupled to the main amplifier and the cross-over current detector, and is arranged for generating a control signal to control a gain of the main amplifier according to an output of the main amplifier and the cross-over current of the main amplifier.Type: GrantFiled: November 1, 2017Date of Patent: April 16, 2019Assignee: MEDIATEK INC.Inventor: Lai-Ching Lin
-
Patent number: 10200056Abstract: An analog-to-digital conversion (ADC) block includes: an amplifier block configured to receive two analog input signals and a primary-precision configuration signal and generate a first pair of differential signals by amplifying the two analog input signals according to a primary-precision gain that is programmably set by the primary-precision configuration signal; a configuration block configured to receive a fractional-precision configuration signal and generate a second pair of differential signals by amplifying the first pair of differential signals according to a fractional-precision gain that is programmably set by the fractional-precision configuration signal; and a differential analog-to-digital converter (ADC) including a voltage-controlled oscillator (VCO), two counters, and an error generator block. The VCO receives the second pair of differential signals and generates two pulse signals having frequencies that vary depending on a difference between the second pair of differential signals.Type: GrantFiled: May 11, 2018Date of Patent: February 5, 2019Assignee: AnDAPT, Inc.Inventors: Maheen Samad, Patrick J. Crotty, John Birkner, Herman Cheung, Kapil Shankar
-
Patent number: 10199997Abstract: Certain aspects of the present disclosure generally relate to using cross-coupled transistors for source degeneration of an amplification stage. For example, the amplification stage generally includes a differential amplifier comprising transistors, cross-coupled transistors coupled to the differential amplifier, and an impedance coupled between drains of the cross-coupled transistors. In certain aspects, the differential amplifier comprises a push-pull amplifier, and the transistors of the push-pull amplifier comprise cascode-connected transistors.Type: GrantFiled: June 9, 2016Date of Patent: February 5, 2019Assignee: QUALCOMM IncorporatedInventor: Rahul Karmaker
-
Patent number: 10193540Abstract: An apparatus and method and system therefor relates generally to decision threshold control. In such an apparatus, an ac-coupler circuit is configured as a high-pass circuit path for a first frequency range. A buffer amplifier circuit is coupled in parallel with the ac-coupler circuit. The buffer amplifier circuit is configured as a low-pass circuit path for a second frequency range. An offset injection circuit is coupled to both the ac-coupler circuit and the buffer amplifier circuit and configured to inject an offset.Type: GrantFiled: January 19, 2017Date of Patent: January 29, 2019Assignee: XILINX, INC.Inventors: Jaeduk Han, Hsung Jai Im
-
Patent number: 10177147Abstract: A semiconductor device is provided. Gates of first PMOS and NMOS transistors are coupled together for receiving an input signal. Gates of second PMOS and NMOS transistors are coupled together. Gates of third PMOS and NMOS transistors are coupled together. Gates of fourth PMOS and NMOS transistors are coupled together. Drains of fourth PMOS and NMOS transistors are coupled together for providing an output signal. When the first, second, third and fourth NMOS transistors are connected in parallel and the first, second, third and fourth PMOS transistors are connected in parallel, the output signal is provided according to the input signal and a first logic function. When the first and second NMOS transistors are connected in serial and the first and second PMOS transistors are connected in serial, the output signal is provided according to the input signal and a second logic function.Type: GrantFiled: April 21, 2016Date of Patent: January 8, 2019Assignee: MEDIATEK INC.Inventor: Yiwei Chen
-
Patent number: 10152942Abstract: A display apparatus includes a timing controller, a data driver and a display panel. The data driver generates a positive polarity data voltage and a negative polarity data voltage based on image data compensated by the timing controller. The display panel includes a first pixel driven based on the positive polarity voltage and a second pixel driven based on the negative polarity voltage. The display panel receives a storage voltage applied to the first pixel and the second pixel. The timing controller compensates the image data when a variation on a level of the storage voltage occurs. The compensation shifts a level of the first data voltage from a first normal level to a first compensation level in a direction, and shifts a level of the second data voltage from a second normal level to a second compensation level in the same direction.Type: GrantFiled: December 30, 2016Date of Patent: December 11, 2018Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Sang Yong No, Kwihyun Kim, Youngsoo Sohn
-
Patent number: 10149347Abstract: Front-end integrated circuit for wireless local area network WLAN applications. In some embodiments, a semiconductor die can include a semiconductor substrate, and a power amplifier implemented on the semiconductor substrate and configured for WLAN transmit operation associated with a frequency range. The semiconductor die can further include a low-noise amplifier (LNA) implemented on the semiconductor substrate and configured for WLAN receive operation associated with the frequency range. The semiconductor die can further include a transmit/receive switch implemented on the semiconductor substrate and configured to facilitate the transmit and receive operations.Type: GrantFiled: January 6, 2016Date of Patent: December 4, 2018Assignee: Skyworks Solutions, Inc.Inventors: Chun-Wen Paul Huang, Lui Lam, Mark M. Doherty, Michael Joseph McPartlin
-
Patent number: 9998080Abstract: A circuit includes a differential input pair stage including bipolar transistors and configured to receive an RF input signal; a cascode stage coupled between the differential input pair stage and an output node, the cascode stage including bipolar transistors; and a current source including a first bipolar transistor coupled to a first output of the differential input pair stage and a second bipolar transistor coupled to a second output of the differential input pair stage.Type: GrantFiled: October 26, 2016Date of Patent: June 12, 2018Assignee: Infineon Technologies AGInventor: Saverio Trotta
-
Patent number: 9998135Abstract: An analog-to-digital conversion (ADC) block includes: an amplifier block configured to receive two analog input signals and a primary-precision configuration signal and generate a first pair of differential signals by amplifying the two analog input signals according to a primary-precision gain that is programmably set by the primary-precision configuration signal; a configuration block configured to receive a fractional-precision configuration signal and generate a second pair of differential signals by amplifying the first pair of differential signals according to a fractional-precision gain that is programmably set by the fractional-precision configuration signal; and a differential analog-to-digital converter (ADC) including a voltage-controlled oscillator (VCO), two counters, and an error generator block. The VCO receives the second pair of differential signals and generates two pulse signals having frequencies that vary depending on a difference between the second pair of differential signals.Type: GrantFiled: August 9, 2017Date of Patent: June 12, 2018Assignee: AnDAPT, INC.Inventors: Maheen Samad, Patrick J. Crotty, John Birkner, Herman Cheung, Kapil Shankar
-
Patent number: 9977446Abstract: In the example of a voltage regulator outputting a negative voltage, its feedback voltage will also be negative. The feedback voltage is typically created using a resistor divider. A controller IC is powered by only a positive voltage and receives the negative feedback voltage at a high impedance input of an inverting amplifier. Therefore, the inverting amplifier does not load the resistor divider, resulting in an accurate regulated output voltage. The inverting amplifier converts the negative feedback voltage to a positive feedback voltage for further processing by the controller IC. An error amplifier and a power good monitor receive both the original feedback voltage and the inverted feedback voltage and use whichever feedback voltage is the more positive one. Therefore, the controller IC may be used in voltage regulators that generate either negative or positive output voltages.Type: GrantFiled: May 11, 2017Date of Patent: May 22, 2018Assignee: Linear Technology CorporationInventors: Hezekiel D. Randolph, Min Chen, Niranjan G. Kumar
-
Patent number: 9952616Abstract: A differential circuit includes a first constant current circuit, a second constant current circuit having the same constant current value as the first constant current circuit, a current mirror including a first transistor having a current sink terminal connected to the first constant current circuit, a current drain terminal to which a first input voltage is applied, and a gate short-circuited to the current sink terminal, and a second transistor having a gate connected to the current sink terminal of the first transistor and a current drain terminal to which a second input voltage is applied, and a current output terminal connected to a connection node between a part in which a current based on an output current of the current mirror flows and the second constant current circuit.Type: GrantFiled: February 8, 2016Date of Patent: April 24, 2018Assignee: Rohm Co., Ltd.Inventor: Tadashi Akaho