Relaxation Oscillator Patents (Class 331/111)
-
Patent number: 11581876Abstract: A signal generator includes a first voltage generator, a second voltage generator, an operational amplifier, and an oscillator. The first voltage generator generates a first voltage, and the second voltage generator generates a second voltage. The operational amplifier generates an amplified error signal based on the first voltage and the second voltage, and the oscillator generates a periodic signal based on the amplified error signal. The first voltage generator and the second voltage generator are configured to generate their respective voltages based on the periodic signal. As a result, frequency deviation in the periodic signal may be corrected, for example, without increasing the source current of the oscillator or the gain of the operational amplifier. Also, improved phase noise performance may also be achieved through an increase in loop gain.Type: GrantFiled: December 21, 2021Date of Patent: February 14, 2023Assignee: NXP B.V.Inventors: Muhammad Kamran, Dave Sebastiaan Kroekenstoel, Harry Neuteboom
-
Patent number: 11558012Abstract: The present disclosure relates to an oscillator including a charge and discharge circuit which generates a first oscillation signal according to a clock signal using a first constant current and a second oscillation signal according to an inverted clock signal using a second constant current, an integrating circuit which generates a first comparison voltage reflecting an amount of change in the first oscillation signal based on a comparison reference voltage and a second comparison voltage reflecting an amount of change in the second oscillation signal based on the comparison reference voltage, and a comparison circuit which generates the clock signal and the inverted clock signal according to a result of comparison between the first oscillation signal and the first comparison voltage and a result of comparison between the second oscillation signal and the second comparison voltage.Type: GrantFiled: December 9, 2021Date of Patent: January 17, 2023Assignee: LX SEMICON CO., LTD.Inventors: Young Ho Seo, Seung Hun Shin, Kyu Ho Kim, Won Joon Hwang
-
Patent number: 11494628Abstract: A multiplier has a pair of charge reservoirs. The pair of charge reservoirs are connected in series. A first charge movement device induces charge movement to or from the pair of charge reservoirs at a same rate. A second charge movement device induces charge movement to or from one of the pair of reservoirs, the rate of charge movement programmed to one of add or remove charges at a rate proportional to the first charge movement device. The first charge movement device loads a first charge into a first of the pair of charge reservoirs during a first cycle. The first charge movement device and the second charge movement device remove charges at a proportional rate from the pair of charge reservoirs during a second cycle until the first of the pair of charge reservoirs is depleted of the first charge. The second charge reservoir thereafter holding the multiplied result.Type: GrantFiled: March 4, 2019Date of Patent: November 8, 2022Assignee: AISTORM, INC.Inventors: David Schie, Sergey Gaitukevich, Peter Drabos, Andreas Sibrai, Erik Sibrai
-
Patent number: 11444605Abstract: A spike generation circuit includes a first CMOS inverter connected between a first power supply and a second power supply, an output node of the first CMOS inverter being coupled to a first node that is an intermediate node coupled to an input terminal to which an input signal is input, a switch connected in series with the first CMOS inverter, between the first power supply and the second power supply, a first inverting circuit that outputs an inversion signal of a signal of the first node to a control terminal of the switch, and a delay circuit that delays the signal of the first node, outputs a delayed signal to an input node of the first CMOS inverter, and outputs an isolated output spike signal to an output terminal.Type: GrantFiled: August 23, 2021Date of Patent: September 13, 2022Assignee: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventor: Takeaki Yajima
-
Patent number: 11437955Abstract: In an example, a system includes an oscillator circuit on a chip. The oscillator circuit includes a charging current generator including a current mirror and an amplifier, where the amplifier is coupled to a pin of the chip. The oscillator circuit also includes a first switch coupled to the pin, a second switch coupled to the pin and to a charging resistor, and a third switch coupled to the amplifier and an internal resistor, where the internal resistor is internal to the chip. The oscillator circuit includes a bias current source coupled to the current mirror. The system includes an external resistor coupled to the pin, where the external resistor is external to the chip. The system also includes an external capacitor coupled to the pin and coupled in parallel to the external resistor, where the external capacitor is external to the chip.Type: GrantFiled: October 25, 2021Date of Patent: September 6, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nitin Agarwal, Aniruddha Roy, Preetham Narayana Reddy
-
Patent number: 11387814Abstract: Trimming components within an oscillator comprising: a trim-capable current source, wherein the trim-capable current source comprises a trimmable resistor and a trimmable current component, a comparator comprising a first input terminal that couples to the trim-capable current source and the second input terminal that couples to a reference voltage source, a switch coupled to the first input terminal and the trim-capable current source, and a trim-capable capacitor coupled to the switch, wherein the switch is coupled between the trim-capable capacitor and the trim-capable current source.Type: GrantFiled: August 31, 2020Date of Patent: July 12, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Aniruddha Roy, Nitin Agarwal, Rajavelu Thinakaran
-
Patent number: 11366020Abstract: According to the embodiments of the present disclosure, there is provided a sensor for detecting a temperature. The sensor comprises a switch circuit; a charge/discharge circuit connected to the switch circuit, and configured to be charged and discharged under control of the switch circuit; a sensing circuit connected to the charge/discharge circuit, and configured to cause a charge/discharge period of the charge/discharge circuit to change with a temperature of the sensing circuit; and an oscillation circuit connected to the switch circuit and the charge/discharge circuit, and configured to generate, under action of the charge/discharge circuit, an oscillation signal for controlling the switch circuit, wherein an oscillation frequency of the oscillation signal is dependent on the charge/discharge period and thus indicates the temperature of the sensing circuit.Type: GrantFiled: September 15, 2017Date of Patent: June 21, 2022Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Haisheng Wang, Xue Dong, Jing Lv, Xiaochuan Chen, Chunwei Wu, Yingming Liu, Xiaoliang Ding
-
Patent number: 11329607Abstract: The disclosure relates to a square wave RC oscillator circuit, example embodiments of which include an oscillator circuit for generating an output square wave signal (OUT) having first and second voltage output levels (L, H), the oscillator circuit comprising: a comparator having an output and first and second inputs; a switching circuit configured to provide an oscillatory waveform at the first input of the comparator; and a feedback circuit arranged to sample the first input of the comparator each time the output square wave signal (OUT) switches between the first and second voltage output levels (L, H) and to compare this sampled voltage with first and second reference voltages (VA, VB) to adjust a voltage provided to the second input of the comparator.Type: GrantFiled: October 5, 2020Date of Patent: May 10, 2022Assignee: CATENA HOLDING B.V.Inventor: Peter van der Cammen
-
Patent number: 11298626Abstract: An apparatus, system, and method for connecting an auxiliary device to a model vehicle are provided. The apparatus includes an accessory port connected to an electronic speed controller and an accessory connector connected to the auxiliary device. The system further includes a battery and accessory port connected to an electronic speed controller. An accessory connector connected to the auxiliary device is designed to connect to the accessory port. The electronic speed controller provides control to the auxiliary device. The method includes providing an electronic speed controller connected to an accessory port and connecting an accessory connector to the accessory port. The accessory connector is further connected to the auxiliary device. The method further includes attaching the auxiliary device to the model vehicle and controlling the auxiliary device via the electronic speed controller.Type: GrantFiled: October 19, 2017Date of Patent: April 12, 2022Assignee: TRAXXAS, L.P.Inventor: Scott Rollin Michael Schmitz
-
Patent number: 11290057Abstract: Provided is an oscillation circuit including: a first current source circuit; a second current source circuit; a resistor between the output terminal of the first current source circuit and a second power source; a first capacitor; a second capacitor; a first comparator circuit having a first input terminal to which is a voltage across the resistor is applied as a reference voltage and a second input terminal to which a voltage of the first capacitor is applied; a second comparator circuit having a first input terminal to which is the reference voltage is applied and a second input terminal to which a voltage of the second capacitor is applied; an RS latch; a first and a second switches switching a destination, of an current supplied from the second current source circuit, selected from the first and the second capacitors.Type: GrantFiled: November 9, 2020Date of Patent: March 29, 2022Assignee: ABLIC INC.Inventor: Minoru Sano
-
Patent number: 11283404Abstract: A tunable oscillator includes a current bias circuit configured to generate a reference bias current, a variable voltage bias circuit configured to receive the reference bias current and generate a bias voltage varied based on a voltage control signal, an oscillation signal generator circuit configured to generate an oscillation signal based on the reference bias current and a switching control signal, and a switching control circuit configured to generate the switching control signal based on the bias voltage and the oscillation signal. A frequency of the oscillation signal is varied based on a magnitude of the bias voltage.Type: GrantFiled: March 18, 2021Date of Patent: March 22, 2022Assignee: Samsung Electro-Mechanics Co., Ltd.Inventor: Tae Ho Lim
-
Patent number: 11232352Abstract: A circuit for a neuron of a multi-stage compute process is disclosed. The circuit comprises a weighted charge packet (WCP) generator. The circuit may also include a voltage divider controlled by a programmable resistance component (e.g., a memristor). The WCP generator may also include a current mirror controlled via the voltage divider and arrival of an input spike signal to the neuron. WCPs may be created to represent the multiply function of a multiply accumulate processor. The WCPs may be supplied to a capacitor to accumulate and represent the accumulate function. The value of the WCP may be controlled by the length of the spike in signal times the current supplied through the current mirror. Spikes may be asynchronous. Memristive components may be electrically isolated from input spike signals so their programmed conductance is not affected. Positive and negative spikes and WCPs for accumulation may be supported.Type: GrantFiled: July 17, 2018Date of Patent: January 25, 2022Assignee: Hewlett Packard Enterprise Development LPInventors: Brent Buchanan, John Paul Strachan, Le Zheng
-
Patent number: 11128256Abstract: A frequency variable oscillator generates a clock having a frequency according to a control signal. A reference current source generates a reference current. A path selector distributes the reference current to a first path and a second path in a time-sharing manner in synchronization with the clock. An F/V conversion circuit includes a capacitor connected to the first path, and charges or discharges the capacitor with the reference current and generates a detection voltage. The reference voltage source includes a resistor connected to the second path, and outputs a reference voltage according to a voltage across the resistor. A feedback circuit adjusts a control signal so that the detection voltage approaches the reference voltage.Type: GrantFiled: March 27, 2020Date of Patent: September 21, 2021Assignee: ROHM CO., LTD.Inventor: Masanobu Tsuji
-
Patent number: 11128255Abstract: An oscillator circuit comprises differential amplifiers connected in series and an auxiliary start circuit. A first output terminal and a second output terminal of each differential amplifier are respectively coupled to a first input terminal and a second input terminal of the next differential amplifier. Said first output terminal of the last differential amplifier is coupled to said second input terminal of the first differential amplifier. Said second output terminal of said last differential amplifier is coupled to said first input terminal of said first differential amplifiers. Said auxiliary start circuit generates a first disturbance signal and a second disturbance signal to said first input terminal and said second input terminal of a second differential amplifier according to said signal state of said first input terminal of a first differential amplifier. Said first different amplifier is one of said differential amplifiers. Said second differential amplifier is another differential amplifier.Type: GrantFiled: October 30, 2020Date of Patent: September 21, 2021Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Yongqi Zhou, Xiaoguang Wang
-
Patent number: 11095276Abstract: A relaxation oscillator with an aging effect reduction technique comprises a comparator (CP) coupled with its input side (CP1, CP2) to a network comprising at least one capacitor (C, C1, C2), a plurality of transistors (M1, M2, M3, M4) and a plurality of controllable switches (SW11, . . . , SW8, SW111, . . . , SW180). The relaxation oscillator uses a switching method such that the roles of current/voltage generator's transistor and current mirror transistor are periodically swapping by the output signal of the relaxation oscillator. Reducing mismatch of operating points between current/voltage generator and current minor transistors achieves a decrease of frequency degradation caused by aging effect.Type: GrantFiled: November 27, 2018Date of Patent: August 17, 2021Assignee: AMS AGInventor: Tetsuro Okura
-
Patent number: 11043936Abstract: A relaxation oscillator includes an adjustable reference circuit generator to produce a reference current which is applied to a charging circuit. The charging circuit is configured to charge a capacitive node as a function of the reference current and a capacitance of an adjustable capacitor that is operably coupled to the capacitive node. A comparator having inputs operatively coupled to a reference voltage node and to the capacitive node, generates a comparator output. A control circuit alternatively enables the charging circuit to charge the capacitive node and to discharge the capacitive node in response to changes in the comparator output. Also, the control circuit outputs and oscillator output signal have an oscillator period as a function of the adjustable capacitance and the adjustable reference current.Type: GrantFiled: March 27, 2020Date of Patent: June 22, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Patent number: 11012082Abstract: A multiphase clock generator includes a current mirror, a voltage controller, a pseudo-resistor circuit and a first delaying circuit. The current mirror includes a receiving terminal, a first mirroring terminal and a second mirroring terminal. The voltage controller is connected with the receiving terminal of the current mirror. A feedback terminal of the voltage controller is connected with the first mirroring terminal of the current mirror. A first terminal of the pseudo-resistor circuit is connected with the first mirroring terminal of the current mirror. A second terminal of the pseudo-resistor circuit is connected with a ground terminal. The first delaying circuit is connected with the second terminal of the pseudo-resistor circuit. An input terminal of the first delaying circuit receives a first input clock signal. An output terminal of the first delaying circuit generates a first delayed clock signal.Type: GrantFiled: July 9, 2020Date of Patent: May 18, 2021Assignee: EMEMORY TECHNOLOGY INC.Inventor: Che-Wei Chang
-
Patent number: 11003204Abstract: Examples described herein provide for a relaxation oscillator and corresponding methods of operation. In an example, a circuit includes a dynamically controllable current source, a capacitor, and an oscillator generation circuit. The dynamically controllable current source includes a digitally tunable current mirror configured to generate a current. The digitally tunable current mirror includes multiple transistors configured to be selectively electrically connected in parallel to alter a gain of the digitally tunable current mirror to control the current. The capacitor is selectively electrically connected to the dynamically controllable current source. The oscillator generation circuit is electrically connected to the capacitor. The oscillator generation circuit is configured to generate an oscillation signal in response to a voltage of the capacitor.Type: GrantFiled: December 11, 2018Date of Patent: May 11, 2021Assignee: XILINX, INC.Inventors: Ionut C. Cical, Edward Cullen, Brendan Farley
-
Patent number: 10979033Abstract: A current-controlled oscillator receives an input current. Ramp voltage generating circuitry generates first and second ramp voltages in response to the input current. Selecting circuitry selects one of the first and second ramp voltages depending on their relative values. Switching circuitry receives a selected ramp voltage, generates a signal based on the selected ramp voltage relative to a reference voltage, and outputs a clock signal. In one embodiment, a comparator receives the reference voltage, one of the first and second ramp voltages, and outputs a comparison signal. Logic circuitry controls the ramp voltage generating circuitry to output one of the ramp voltages during one half of a clock cycle and to output the other ramp voltage during another half cycle of the clock signal based on the comparison signal and logic states of the logic circuitry.Type: GrantFiled: July 27, 2020Date of Patent: April 13, 2021Assignee: NXP USA, Inc.Inventors: Andre Luis Vilas Boas, Felipe Ricardo Clayton
-
Patent number: 10956538Abstract: The present disclosure relates to a low-power measuring device. In one implementation, the low-power measuring device includes a first sensor for measuring a first value, the first value being a measurement of a variable, and a counter unit for generating a first counter value indicative of a first elapsed time since the first value is measured by the first sensor. The low-power measuring device further includes at least one processor configured to send the first value to a remote apparatus, send the first counter value to the remote apparatus, cause the remote apparatus to determine the first elapsed time based on the first value and the first counter value, and cause the remote apparatus to determine a first obtained time at which the first value is measured by the first sensor based on the determined first elapsed time and a reference time of the remote apparatus.Type: GrantFiled: November 10, 2017Date of Patent: March 23, 2021Assignee: Verily Life Sciences LLCInventor: Russell Mirov
-
Patent number: 10938393Abstract: An oscillator is configured to generate a signal with a frequency sweep, the oscillator having circuitry comprising a set of capacitors, each capacitor of the set of capacitors being switchably connectable in parallel in the circuitry so that the frequency of the signal has an intrinsic dependence on the number of the capacitors connected, a shift register controllable by a clock line and comprising a number of bits, each bit of the number of bits controlling connection of a respective capacitor of the set of capacitors so that the capacitors are connectable or disconnectable in a pre-determined order by shifting, respectively, activation or de-activation bits into the shift register, wherein the shifting is paced by the clock line; and a clock signal generator configured to output a clock signal with a time modulation on the clock line.Type: GrantFiled: December 10, 2019Date of Patent: March 2, 2021Assignee: Stichting IMEC NederlandInventors: Wilfried Zomagboguelou, Paul Mateman, Yao-Hong Liu
-
Patent number: 10879858Abstract: An oscillator circuit uses a comparator, and the oscillator circuit controls charge-discharge of the Miller capacitance between the gate and the drain of a MOSFET serving as an amplifier of the gain unit and the gate capacitance of the MOSFET, and enables the comparator output to follow a relatively high-frequency control signal that is input externally. The oscillator circuit uses a comparator having a differential unit and a gain unit. The oscillator circuit includes a charge-discharge control unit that connects to the output of the differential unit and is configured to control charge-discharge of the Miller capacitance between the gate and the drain of a MOSFET (N2) serving as an amplifier of the gain unit and the gate capacitance of the MOSFET, and an output control unit configured to control the output of the gain unit.Type: GrantFiled: September 25, 2019Date of Patent: December 29, 2020Assignee: FUJI ELECTRIC CO., LTD.Inventor: Kenji Nakagomi
-
Patent number: 10873292Abstract: Relaxation oscillators with delay compensation are provided herein. In certain embodiments, a relaxation oscillator includes a capacitor, a current source that outputs a charging current, and control circuitry that operates to selectively charge the capacitor with the charging current. The control circuitry includes a primary or main comparator operable to compare a charging voltage of the capacitor to a threshold voltage. The relaxation oscillator further includes delay compensation circuitry coupled to the capacitor and operable to adjust the threshold voltage to provide compensation for a delay of the control circuitry.Type: GrantFiled: November 7, 2019Date of Patent: December 22, 2020Assignee: Analog Devices International Unlimited CompanyInventor: Issa Niakate
-
Patent number: 10854149Abstract: A method of driving a light-source module includes adjusting a frequency of a boosting switching signal based on a dimming signal which controls luminance of a light-emitting diode (“LED”) string of the light-source module, where the LED string comprises a plurality of LEDs connected to each other in series, and controlling a main transistor in response to the boosting switching signal to transfer a driving voltage to the LED string.Type: GrantFiled: December 9, 2016Date of Patent: December 1, 2020Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Seung-Wan Kim, Min-Soo Choi, Gwang-Teak Lee, Tae-Gon Im, Myoung-Soo Kim, Hwan-Woong Lee, Seung-Young Choi
-
Patent number: 10852199Abstract: The temperature-dependent resistance of a MEMS structure is compared with an effective resistance of a switched CMOS capacitive element to implement a high performance temperature sensor.Type: GrantFiled: November 29, 2018Date of Patent: December 1, 2020Assignee: SiTime CorporationInventors: Michael H. Perrott, Shungneng Lee
-
Patent number: 10848133Abstract: An oscillator includes a constant current generator configured to generate a constant current by maintaining a predetermined potential difference between both a first end and a second end of a resistor, and an oscillating element configured to output a clock signal corresponding to a charge and discharge cycle of a capacitor based on a bias current corresponding to the constant current.Type: GrantFiled: February 6, 2019Date of Patent: November 24, 2020Assignees: Samsung Electronics Co., Ltd., Research & Business Foundation Sungkyunkwan UniversityInventors: Jonghan Kim, Chisung Bae, Jaemin Choi, Yoonmyung Lee, Jung-Hoon Chun
-
Patent number: 10839888Abstract: Systems and methods relate to interpolating values in a transfer function between a first parameter (e.g., temperature) and a second parameter (e.g., voltage). A decoder is configured to receive a temperature value and multiple trim codes each corresponding to one temperature. Decoder and adder circuitry is configured to receive the temperature value from the decoder and to receive two closest trim codes of the plurality of trim codes corresponding to two closest temperatures of the temperatures that are closest to the temperature value. The decoder and adder circuitry then calculates an output trim code based at least in part on the two closest trim codes; outputs the trim code.Type: GrantFiled: July 22, 2019Date of Patent: November 17, 2020Assignee: Micron Technology, Inc.Inventor: Dong Pan
-
Patent number: 10833630Abstract: Apparatuses and methods for temperature independent oscillator circuits are disclosed herein. An example apparatus may include a pulse generator circuit configured to provide a periodic pulse based on the charging and discharging and discharging of a capacitor and further based on a reference voltage. The pulse generator circuit may include a capacitor coupled between a first reference voltage and a first node, wherein the capacitor is configured to be charged and discharged through the node in response to the periodic pulse, a resistor and a diode coupled in series between a second node and a second reference voltage, and a comparator coupled to the first and second nodes and configured to provide the periodic pulse based on voltages on the first and second nodes, wherein a period of the periodic pulse is based at least on the resistor and the a current.Type: GrantFiled: December 19, 2018Date of Patent: November 10, 2020Assignee: Micron Technology, Inc.Inventors: Jun Wu, Dong Pan
-
Patent number: 10833654Abstract: The oscillator circuit comprises first and second integrator units with a first capacitor charged at a first integration node and a second capacitor charged at a second integration node. A comparator unit is arranged between a first switching unit, which is connected to the integration nodes and to a reference signal (VREF), and a second switching unit. The comparator unit compares a signal from the first or second integration node with the reference signal. The second switching unit is connected to a logic unit configured to provide signals controlling the first integrator unit, the second integrator unit, the first switching unit and the second switching unit, so that a periodic operation is generated by alternatingly activating the first integrator unit and the second integrator unit.Type: GrantFiled: April 9, 2018Date of Patent: November 10, 2020Assignee: ams AGInventors: Josip Mikulic, Gregor Schatzberger
-
Patent number: 10826474Abstract: A clock generation circuit and a clock adjustment method thereof are provided. The clock generation circuit includes a fixed clock source, a variable clock source, a timing adjustment circuit, and a pulse width signal generator. The fixed clock source generates a reference clock signal having a fixed frequency. The variable clock source receives a frequency setting signal to correspondingly generate an operational clock signal having a variable frequency. The timing adjustment circuit determines whether a frequency of the operation clock signal is N times of a target frequency according to the reference clock signal to set a frequency of the operation clock signal. The pulse width signal generator divides the operating clock signal to generate a pulse width modulation signal having the target frequency.Type: GrantFiled: October 23, 2019Date of Patent: November 3, 2020Assignee: Nuvoton Technology CorporationInventors: Ta-Chin Chiu, Chieh-Sheng Tu
-
Patent number: 10819344Abstract: A logic cell, including a first capacitor connected between an application node for applying a supply voltage of the cell and a floating node for providing an output logic signal of the cell, and, connected in parallel with the first capacitor, an association in series of a second capacitor and a first variable-resistance element, the first variable-resistance element including a control electrode connected to an application node for applying a first input logic signal of the cell.Type: GrantFiled: November 4, 2019Date of Patent: October 27, 2020Assignee: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Hervé Fanet, Gaël Pillonnet
-
Patent number: 10778199Abstract: Techniques for compensating temperature-dependent aspects of oscillator circuits are provided. In an example, an oscillator circuit can include an oscillator capacitor, a comparator and overshoot compensation circuitry for providing an oscillation period insensitive to a temperature-dependent comparator overshoot. The oscillator capacitor can be charged during a charging portion of the oscillation period and can be discharged during a discharging portion of the oscillation period. The comparator can determine when the oscillator capacitor has been charged to a first threshold. The overshoot compensation circuitry can store an indication of temperature-dependent comparator overshoot and, in response, generate and apply an adjustable reference voltage or pre-charge to a terminal of the oscillator capacitor.Type: GrantFiled: November 20, 2018Date of Patent: September 15, 2020Assignee: Analog Devices International Unlimited CompanyInventors: Yihui Chen, Alex Xiao, Wendy Mao, Jie He
-
Patent number: 10769642Abstract: Briefly, an intelligent label is associated with a good, and includes one or more permanent and irreversible electrochromic indicators that are used to report the condition of that good at selected points in the movement or usage of that good. These electrochromic indicators provide immediate visual information regarding the status of the good without need to interrogate or communicate with the electronics or processor on the intelligent label. In this way, anyone in the shipping or use chain for the good, including the end user consumer, can quickly understand whether the product is meeting shipping and quality standards. If a product fails to meet shipping or quality standards, the particular point where the product failed can be quickly and easily identified, and information can be used to assure the consumer remains safe, while providing essential information for improving the shipping process.Type: GrantFiled: June 17, 2018Date of Patent: September 8, 2020Assignee: Chromera, Inc.Inventors: Paul Atkinson, James Kruest
-
Patent number: 10763785Abstract: Embodiments can provide individualized controlling of noise injection during startup of a crystal oscillator. In some embodiments, a simple learning block can be placed in parallel to a crystal oscillator circuit to control noise injection during the startup of the crystal oscillator. The learning block can be configured to control the noise injection during the startup of the crystal oscillator by determining whether the crystal oscillator has been stabilized. In some implementations, an adjustment block may be employed to adjust the count determined by the learning block based on one or more characteristics of the crystal oscillator during a startup of the crystal oscillator. In some embodiments, a simple block that creates a negative capacitance can be configured in parallel to the crystal oscillator.Type: GrantFiled: August 30, 2019Date of Patent: September 1, 2020Assignee: Shenzhen Goodix Technology Co., Ltd.Inventors: Amr Abuellil, Janakan Sivasubramaniam
-
Patent number: 10742200Abstract: In an embodiment an oscillator circuit comprises a first integrator-comparator unit, a second integrator-comparator unit, and a logic circuit. The first integrator-comparator unit is prepared to provide a first signal as a function of a first integration of a first charging current and a subsequent comparison of a first integration signal resulting from the first integration with a reference signal. The second integrator-comparator unit is prepared to provide a third signal as a function of a second integration of a second charging current and a subsequent comparison of a second integration signal resulting from the second integration with the reference signal. The logic circuit is adapted to provide a clock signal, a first and a second measurement signal for respectively controlling the first and the second integrator-comparator unit.Type: GrantFiled: October 19, 2017Date of Patent: August 11, 2020Assignee: ams AGInventors: Josip Mikulic, Gregor Schatzberger
-
Patent number: 10742221Abstract: A circuit device includes an oscillation circuit that generates an oscillation signal by using an resonator, a processing circuit that controls the oscillation circuit, and a storage circuit that stores temperature compensation data of an oscillation frequency of the oscillation signal. The processing circuit generates specific PUF information of the circuit device on the basis of the temperature compensation data.Type: GrantFiled: January 19, 2018Date of Patent: August 11, 2020Assignee: Seiko Epson CorporationInventors: Toshiya Usuda, Masayuki Kamiyama
-
Patent number: 10727822Abstract: The invention provides a comparator and a relaxation oscillator. The comparator comprises a comparator circuit. The comparator circuit comprises a current mode comparator circuit. The current mode comparator circuit comprises a first current mode comparison circuit and a second current mode comparison circuit. Both the first current mode comparison circuit and the second current mode comparison circuit are electrically connected with a first input end and a second input end of the comparator circuit; the first current mode comparison circuit comprises two N-type MOS transistors; gate electrodes of the two N-type MOS transistors are electrically connected with each other; the second current mode comparison circuit comprises two P-type MOS transistors; and gate electrodes of the two P-type MOS transistors are electrically connected with each other. The oscillator comprises the comparator.Type: GrantFiled: December 13, 2016Date of Patent: July 28, 2020Assignee: ALLWINNER TECHNOLOGY CO., LTD.Inventor: Suyan Fan
-
Patent number: 10720885Abstract: Relax oscillation circuits have at least one comparison circuit that is structured with a flipped gate transistor and a normal MOS transistor wherein the two transistors having different threshold voltages. The relaxation oscillators are configured for charging and discharging capacitances between the threshold voltages of the flipped gate transistor and the normal MOS transistor by toggling the state of a latching circuit to control the charging and discharging of the capacitances.Type: GrantFiled: August 4, 2017Date of Patent: July 21, 2020Assignee: Dialog Semiconductor (UK) LimitedInventors: Daisuke Kobayashi, Julian Tyrrell
-
Patent number: 10707843Abstract: This invention provides a relaxation oscillator, including a first comparator, a second comparator, an SR latch, and a capacitor control module. Input ends of the two comparators are coupled with the capacitor control module and an external reference threshold voltage, and two output ends are coupled with the input ends of the SR latch; output ends of the SR latch are coupled with input ends of the capacitor control module; According to the external reference threshold voltage, a first comparison signal generated by the first comparator and a second comparison signal generated by the second comparator are inputted into the SR latch to generate a control signal. According to a bias current of the external bias current source and the control signal outputted by the SR latch, periodic charging and discharging of a first capacitor and a second capacitor are controlled to generate oscillating signals.Type: GrantFiled: January 14, 2019Date of Patent: July 7, 2020Assignee: AMPLIPHY TECHNOLOGIES LIMITEDInventors: Hehong Zou, Yichao He, Qingping Li
-
Patent number: 10693394Abstract: A driving apparatus of a vibration-type actuator includes a driving circuit configured to drive a vibration unit including a plurality of vibrators, a detection unit configured to detect a sum of power consumption consumed by the plurality of vibrators, and a driving frequency setting unit configured to set a driving frequency within a frequency range depending on the sum of power consumption detected by the detection unit.Type: GrantFiled: April 10, 2017Date of Patent: June 23, 2020Assignee: CANON KABUSHIKI KAISHAInventor: Akio Atsuta
-
Patent number: 10686373Abstract: Systems and methods are provided for regulating a power converter. An example system controller includes: a driver configured to output a drive signal to a switch to affect a current flowing through an inductive winding of a power converter, the drive signal being associated with a switching period including an on-time period and an off-time period. The switch is closed in response to the drive signal during the on-time period. The switch is opened in response to the drive signal during the off-time period. A duty cycle is equal to a duration of the on-time period divided by a duration of the switching period. One minus the duty cycle is equal to a parameter. The system controller is configured to keep a multiplication product of the duty cycle, the parameter and the duration of the on-time period approximately constant.Type: GrantFiled: November 16, 2017Date of Patent: June 16, 2020Assignee: On-Bright Electronics (Shanghai) Co., Ltd.Inventors: Qian Fang, Cong Lan, Lieyi Fang
-
Patent number: 10666235Abstract: A temperature compensated oscillation circuit is provided. The temperature compensated oscillation circuit generates a first delay voltage and a second delay voltage according to the first resistance value. A first order term of a temperature change function of the first resistance value is eliminated. The temperature compensated oscillation circuit generates a reference voltage according to a first reference resistance value and a second reference resistance value. A first order term of a temperature change function of the first reference resistance value is set to equal to a first order term of a temperature change function of the second reference resistance value. The second reference resistance value is adjusted such that variation of the reference voltage matches a second order term of the temperature change function of the first resistance value, thereby providing a clock that does not vary due to a variation in temperature.Type: GrantFiled: July 10, 2019Date of Patent: May 26, 2020Assignee: ITE Tech. Inc.Inventors: Chia-Yuan Chou, An-Chi Tsai
-
Patent number: 10651831Abstract: An oscillation circuit small in circuit scale and in the influence of temperature on its oscillation frequency is provided. The oscillation circuit includes: a constant current circuit configured to supply a current based on a first depletion MOS transistor; a charge/discharge circuit having a first capacitor, a second capacitor, a second depletion MOS transistor, and a third depletion MOS transistor provided in a current path for charging the second capacitor, the first to third depletion MOS transistors having the same threshold voltage and the same temperature characteristics of the threshold voltage; and an RS latch circuit configured to output a waveform that falls by input of the reset signal and rises by input of the set signal.Type: GrantFiled: January 17, 2019Date of Patent: May 12, 2020Assignee: ABLIC INC.Inventor: Kotaro Watanabe
-
Patent number: 10606560Abstract: Deterministic asymmetry in a random number generator can be mitigated by a circuit that includes a first inverter, a second inverter, a first capacitor, a second capacitor, a first switch, and a second switch. The first inverter can include a first input terminal and a first output terminal. The first inverter can have a first inverter threshold voltage. The second inverter can include a second input terminal and a second output terminal. The second inverter can have a second inverter threshold voltage. The first capacitor can be conductively coupled between the first output terminal and the second output terminal. The second capacitor can be conductively coupled between the second output terminal and the first input terminal. The first switch can be conductively coupled between the first input terminal and the first output terminal. The second switch can be conductively coupled between the second input terminal and the second output terminal.Type: GrantFiled: May 9, 2018Date of Patent: March 31, 2020Assignee: VERILY LIFE SCIENCES LLCInventors: Nathan Pletcher, Robert Wiser, Alireza Dastgheib
-
Patent number: 10601408Abstract: In described examples, a sawtooth waveform generator generates a sawtooth waveform having a first rise time. A comb waveform circuit has a power terminal coupled to receive the sawtooth waveform from an output of the sawtooth waveform generator. The comb waveform circuit generates a comb waveform in response to the sawtooth waveform. The comb waveform has a second rise time that is faster than the first rise time.Type: GrantFiled: April 13, 2018Date of Patent: March 24, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Rajat Chauhan, Vipul Kumar Singhal, Vinod Joseph Menezes, Mahesh Madhukar Mehendale
-
Patent number: 10601407Abstract: A comparator-based oscillator generates an output frequency that is relatively independent of comparator offset voltages. Charging/discharging circuitry controls the comparator input voltage, and logic circuitry generates the oscillator output (e.g., clock) signal and controls the charging/discharging circuitry. During an oscillator charging cycle, the charging/discharging circuitry drives the voltage at the comparator input node from a relatively low initial charging voltage level up to the comparator reference voltage. During an oscillator discharging cycle, the charging/discharging circuitry drives the voltage at the comparator input node from a relatively high initial discharging voltage level down to the comparator reference voltage. The initial charging and discharging voltage levels depend on the comparator reference voltage, such that a comparator offset voltage directly affects the initial charging and discharging voltage levels, thereby keeping the output frequency relatively unchanged.Type: GrantFiled: July 31, 2018Date of Patent: March 24, 2020Assignee: NXP USA, Inc.Inventors: Bodh Raj Gautam, Kaushlendra Trivedi
-
Patent number: 10581441Abstract: A clock signal generator includes ramp and threshold voltage generators. The clock signal generator further includes a comparator configured to initiate a first phase of a clock signal based on the ramp and threshold voltages applied to its first and second inputs, respectively. The comparator is further configured to initiate a second phase of the clock signal based on the ramp and threshold voltages applied to its second and first inputs, respectively. Because the application of the ramp and threshold voltages to the inputs of the comparator is swapped per phase of the clock signal, any offset voltage in the comparator does not affect the period of the clock signal because they cancel out after two-half periods. This ensures that the clock signal has a substantially constant frequency. Other features include enabling the high power consuming comparator during a small window to achieve low jitter and low average power consumption.Type: GrantFiled: September 15, 2017Date of Patent: March 3, 2020Assignee: QUALCOMM IncorporatedInventors: Yu Pu, Jongrit Lerdworatawee, Chunlei Shi
-
Patent number: 10523184Abstract: An oscillator for a pulse width modulation (PWM) controller includes an oscillation circuit including a capacitor and configured to generate a first pulse signal by charging and discharging the capacitor, a frequency divider configured to generate a second pulse signal based on the first pulse signal, the second pulse signal having a lower frequency than the first pulse signal, and an oscillation control circuit coupled to the oscillation circuit and the frequency divider and configured to generate control signals for holding the charging and discharging of the capacitor during an oscillation holding operation.Type: GrantFiled: November 15, 2017Date of Patent: December 31, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Wookang Jin, Sungwon Yun, Youngmo Yang
-
Patent number: 10461724Abstract: A relaxation oscillator can provide a smaller and cheaper alternative to a crystal oscillator circuit in a wide variety of applications. A sawtooth relaxation oscillator can include overshoot error integration. Separate and distinct oscillator capacitor charging, overshoot error integration, and reset phases can be provided using separate comparators for first and second oscillation capacitors. Potential advantages can include high accuracy high-frequency clock, convenient trimming during initial calibration, clock frequency stability over temperature and time, fast startup with low overshoot, high power supply rejection, low power, or low noise/jitter. The oscillator can charge an oscillation capacitor up to a target voltage, then interrupt charging before beginning an error integration phase that adjusts the target voltage by integrating an overshoot error of a voltage on the oscillation capacitor. After completing the overshoot error integration, the voltage on the oscillation capacitor can be reset.Type: GrantFiled: November 22, 2016Date of Patent: October 29, 2019Assignee: Analog Devices GlobalInventors: Jonathan Ephraim David Hurwitz, Sean B. Brennan
-
Patent number: 10430159Abstract: A hardware random number generator comprises a gas discharge tube, an average voltage generator, and a comparator. The gas discharge tube includes first, second, and third terminals and may generate a variable voltage on the second terminal when a supply voltage is applied to the first and third terminals. The average voltage generator receives the variable voltage from the gas discharge tube and may generate an average voltage equal to a moving average value of the variable voltage over successive periods of time. The comparator receives the variable voltage and the average voltage and may generate a random stream of data bits, such that a value of each bit varies according to the relative magnitudes of the variable voltage and the average voltage.Type: GrantFiled: July 18, 2017Date of Patent: October 1, 2019Assignee: Honeywell Federal Manufacturing & Technologies, LLCInventor: Lawrence Christopher Crosier