Serial To Parallel Patents (Class 341/100)
-
Publication number: 20140218221Abstract: Receiver circuits in serial lanes each generate a synchronous clock signal that is aligned with a master clock signal to allow synchronous transfer of data onto the master clock domain without corruption. A serial-to-parallel converter circuit in each receiver circuit converts a serial data signal into parallel data signals in response to one of the synchronous clock signals. Phase detection circuitry generates an indication of a phase shift based on a phase offset between the synchronous and master clock signals. A clock signal generation circuit provides an adjustment to a phase of the synchronous clock signal based on the indication of the phase shift. The serial-to-parallel converter circuit adjusts positions of bits indicated by the parallel data signals based on the adjustment to the phase of the synchronous clock signal.Type: ApplicationFiled: February 5, 2013Publication date: August 7, 2014Applicant: ALTERA CORPORATIONInventor: Altera Corporation
-
Patent number: 8760328Abstract: An integrated circuit system may include a first integrated circuit (IC), a second IC, and interface circuitry. The first IC is operable to output a parallel data stream at a first data rate. The second IC is operable to output a serialized data stream at a second date rate. The second data rate may be different than the first data rate. The interface circuitry may be coupled between the first integrated circuit and the second integrated circuit. The interface circuitry may be operable to convert the parallel data stream received from the first IC into a serialized data stream with the second data rate. The interface circuitry may be also operable to convert the serialized data stream received from the second IC to a parallel data stream with the first data rate.Type: GrantFiled: September 14, 2012Date of Patent: June 24, 2014Assignee: Altera CorporationInventors: Wei Yee Koay, Chin Ghee Ch'ng, Ket Chiew Sia, Tony Ngai, Sean Woei Voon
-
Patent number: 8755236Abstract: A latch system applied to a plurality of banks of a memory circuit includes a front latch circuit and a plurality of rear latch circuit. The front latch circuit is used for receiving a datum and a front latch enabling signal, and generating and outputting an intermediate signal according to the datum and the front latch enabling signal. Each rear latch circuit of the plurality of rear latch circuits is coupled to an output terminal of the front latch circuit for receiving the intermediate signal, and generating and outputting a rear latch datum to a corresponding bank of the plurality of banks according to the intermediate signal and a corresponding rear latch enabling signal, where only one rear latch enabling signal is enabled at any time.Type: GrantFiled: February 3, 2012Date of Patent: June 17, 2014Assignee: Etron Technology, Inc.Inventors: Chun Shiah, Shi-Huei Liu, Cheng-Nan Chang
-
Patent number: 8750430Abstract: A data receiver circuit for converting received serial data into parallel data in accordance with a data rate signal and for outputting the converted parallel data, the data receiver circuit includes a clock generator for generating a reference clock based on an input clock, a data latch for latching the received serial data and outputting first latched serial data in accordance with the reference clock, a first data output section for converting the first latched serial data into first parallel data with a first reference clock, in case that the data rate signal indicates a first data rate same as a data rate of the reference clock, and a second data output section for converting the first latched serial data into second parallel data with a second reference clock, in case that the data rate signal indicates a second data rate slower than the data rate of the reference clock.Type: GrantFiled: April 5, 2011Date of Patent: June 10, 2014Assignee: Fujitsu LimitedInventor: Yoichi Koyanagi
-
Patent number: 8730069Abstract: A double data rate serial encoder is provided. The serial encoder comprises a mux having a plurality of inputs, a plurality of latches coupled to the inputs of the mux, an enabler to enable the latches to update their data inputs, and a counter to select one of the plurality of inputs of the mux for output. In another aspect, the mux provides a glitch-less output during input transitions. The mux includes an output selection algorithm optimized based on a priori knowledge of an input selection sequence provided by the counter.Type: GrantFiled: November 9, 2007Date of Patent: May 20, 2014Assignee: QUALCOMM IncorporatedInventors: George A. Wiley, Brian Steele, Curtis D. Musfeldt
-
Patent number: 8723705Abstract: A Double Data Rate (DDR) serial encoder is provided. In one aspect, the DDR serial encoder includes a non-glitchless multiplexer and digital logic for ensuring a glitch-free encoder output. By using a non-glitchless multiplexer, the size and complexity of the encoder is significantly reduced. In another aspect, the DDR serial encoder has a single layer of logic between the final register stage and the encoder output and a reduced number of paths from the final register stage to the encoder output, thereby resulting in reduced output skew and increased link rate.Type: GrantFiled: August 8, 2006Date of Patent: May 13, 2014Assignee: Qualcomm IncorporatedInventor: Curtis Drew Musfeldt
-
Patent number: 8711017Abstract: A transmitter apparatus is provided for converting parallel data of natural number n×12 bits into n pieces of serial data, and transmitting n transmission signals each of natural number m bits. In the transmitter apparatus, a dividing buffer divides inputted parallel data into n pieces of 12-bit parallel data, and an encoder circuit 12B14B-converts the n pieces of 12-bit parallel data into n pieces of 14-bit parallel data, respectively, and outputs resulting data. A parallel-to-serial converter circuit parallel-to-serial converts the n pieces of 14-bit parallel data into n pieces of 1-bit serial data, respectively, and outputs resulting data, and an m-bit driver circuit amplifies and transmits the n pieces of 1-bit serial data, as n transmission signals each of m bits, respectively, to n transmission paths.Type: GrantFiled: November 19, 2012Date of Patent: April 29, 2014Assignee: Panasonic CorporationInventor: Osamu Shibata
-
Patent number: 8711018Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: GrantFiled: February 28, 2013Date of Patent: April 29, 2014Assignee: Intel CorporationInventors: Ehud Shoor, Dror Lazar, Assaf Benhamou
-
Publication number: 20140111360Abstract: A transmission interface includes a first pin, a second pin, a conversion unit, and a decoding unit. The conversion unit receives a serial input data stream via the first pin and receives a serial clock via the second pin. The conversion unit converts the serial input data stream to parallel input data and converts the serial clock to a parallel clock. The serial input data stream has a full swing form. The decoding unit receives and decodes the parallel input data and generates an input data signal according to the decoded parallel input data.Type: ApplicationFiled: December 31, 2013Publication date: April 24, 2014Applicant: MEDIATEK INC.Inventors: Wei-Cheng GU, Chung-Hung TSAI, Chun-Nan LI, Yi-Hsi CHEN
-
Patent number: 8692699Abstract: In one embodiment, an apparatus may include a clock generator to generate a format clock signal. The apparatus may also include a serializer to generate serial data based on a transmit clock signal and parallel input data. The apparatus may also include a signal generator to generate at least two differential signals based on the format clock signal and the serial data.Type: GrantFiled: July 10, 2012Date of Patent: April 8, 2014Assignee: Intel CorporationInventor: Wei-Lien Yang
-
Patent number: 8692698Abstract: The invention relates to a method and a system for external, digital coding of a baseband or intermediate-frequency signal. Initially, a digital datastream is converted in a coding device into a digital-baseband signal in the time domain or into a digital intermediate-frequency signal in the time domain. The digitally generated signal is output via an asynchronous-serial interface of the coding device to another device. Such a device also provides an asynchronous-serial interface, which is connected to the asynchronous-serial interface of the coding device. The device reads in the output digital-baseband signal or intermediate-frequency signal for further processing.Type: GrantFiled: August 3, 2010Date of Patent: April 8, 2014Assignee: Rohde & Schwarz GmbH & Co. KGInventors: Manfred Reitmeier, Cornelius Heinemann
-
Patent number: 8686882Abstract: A high-frequency semiconductor switch includes a serial-parallel conversion circuit, a power supply circuit, and a drive circuit. In the serial-parallel conversion circuit, a parallel data signal is formed from a serial data signal input thereto. In the power supply circuit, a first positive voltage, a second positive voltage, and a negative voltage are formed from a high-potential power source supplied thereto. The drive circuit is supplied with the first positive voltage, the second positive voltage, and the negative voltage, and includes an inverter to which the parallel data signal is input and a differential type of level shifter to which the parallel data signal and the output signal of the inverter is provided. The drive circuit outputs the second positive voltage as a high level signal, and the negative voltage as a low level signal, to a switching circuit, and the switching circuit performs selective switching based thereon.Type: GrantFiled: August 22, 2012Date of Patent: April 1, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Toshiki Seshita
-
Patent number: 8648739Abstract: A transmission interface includes a first pin, a second pin, a conversion unit, and a decoding unit. The conversion unit receives a serial input data stream via the first pin and receives a serial clock via the second pin. The conversion unit converts the serial input data stream to parallel input data and converts the serial clock to a parallel clock. The serial input data stream has a full swing form. The decoding unit receives and decodes the parallel input data and generates an input data signal according to the decoded parallel input data.Type: GrantFiled: August 12, 2010Date of Patent: February 11, 2014Assignee: Mediatek Inc.Inventors: Wei-Cheng Ku, Chung-Hung Tsai, Chun-Nan Li, Yi-Hsi Chen
-
Patent number: 8643516Abstract: A method for converting parallel data having a certain word size to serial data, comprises the steps of: loading a first segment of a word of the parallel data into a shift register having a first size, and inputting remaining segments of the word into two or more multiplexers connected in series for selecting a next segment of the word; selecting the next segment of the word to load into the shift register; shifting out the loaded segment of the word in the shift register as serial data output; loading the selected next segment of the word into the shift register; and repeating the selecting, shifting, and loading the next segment steps until all the remaining segments of the word have been shifted as serial data output.Type: GrantFiled: November 5, 2012Date of Patent: February 4, 2014Assignee: Kool Chip, Inc.Inventor: Venkata N. S. N. Rao
-
Patent number: 8624761Abstract: The present disclosure is directed to a system and method for serializing data streams. In some implementations, a device includes a sapphire substrate and an integrated circuit formed on the sapphire substrate. The integrated circuit is configured to receive a plurality of digital signals from a detector and successively multiplex the plurality of digital signals to generate a serialized signal with a data rate approximately 4 Gb/s or greater, the integrated circuit having a feature size of approximately 0.10 ?m or greater.Type: GrantFiled: April 27, 2010Date of Patent: January 7, 2014Assignee: Southern Methodist UniversityInventors: Datao Gong, Tiankuan Liu, Jingbo Ye
-
Patent number: 8624762Abstract: The present invention refers to a signal concentrator comprising: a parallel to serial conversion device comprising a plurality of parallel inputs and a serial output, a control unit comprising detection means adapted for detecting the activity of said plurality of parallel inputs of said parallel to serial conversion device, indication means adapted for indicating the active parallel inputs to the parallel to serial conversion device and controlling means adapted for setting an operating bitrate of the serial output in function of said activity of said plurality of parallel inputs.Type: GrantFiled: March 3, 2010Date of Patent: January 7, 2014Assignee: Alcatel LucentInventors: Olivier Rival, Annalisa Morea
-
Publication number: 20140002283Abstract: In one embodiment, an apparatus may include a de-serializer to convert serial data into two parallel data streams, and a control unit to provide a first update signal and a second update signal based on a bit count of the serial data. The apparatus may further include a target component having an input bus, the input bus including a first portion and a second portion. The apparatus may further include a first output unit to provide the first set of parallel data to the first portion of the input bus, and a second output unit to provide the second set of parallel data to the second portion of the input bus.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Inventor: WEI-LIEN YANG
-
Publication number: 20140006912Abstract: A communication system having a main control portion (MCP) to transmit information destined to a device n cascade levels down, and create an error detection code (CRC code) for data that contains a count of remaining cascade levels until an n-th cascade level and the information. The code is transmitted to an upstream sub-control portion (USCP) with the data. The USCP creates a CRC code for the data, and compares the created and received codes. For a match, the USCP determines whether the information is destined to itself based on the remaining cascade level count. When the information is not so destined, the USCP creates new data with the remaining cascade level count reduced by 1, and a CRC code for the new data, and transmits the created code to a further device, with the new data.Type: ApplicationFiled: May 17, 2013Publication date: January 2, 2014Inventor: Daisuke Morikawa
-
Patent number: 8619898Abstract: There is provided an information processing apparatus, including a signal receiving unit that receives a signal encoded in such a way that a signal containing a first bit value and a second bit value that are mutually different, wherein the first bit value is represented by a plurality of first amplitude values, the second bit value is represented by a second amplitude value that is different from the first amplitude values, a same amplitude value is not taken successively, and polarity of the amplitude value is reversed in each period, an amplitude square unit that squares an amplitude of the signal received by the signal receiving unit, and an input data decoding unit that decodes an input data by determining the first and second bit values based on the amplitude value of the signal output from the amplitude square unit.Type: GrantFiled: August 28, 2009Date of Patent: December 31, 2013Assignee: Sony CorporationInventors: Takehiro Sugita, Kunio Fukuda
-
Patent number: 8604949Abstract: A serial-to-parallel converter which includes n input latching elements; k intermediate latching elements, and n output latching elements configured to sample outputs of the k intermediate latching elements and a remaining (n?k) input latching elements of the n input latching elements, respectively, after the nth data of the n successive data has been sampled by the nth input latching element and before the kth data of a next n successive data in the serial input data stream has been sampled by the kth input latching element, wherein the n input latching elements and the k intermediate latching elements are transparent for one state of their clock input, and n and k are positive integers, where n>k.Type: GrantFiled: October 27, 2011Date of Patent: December 10, 2013Assignee: Sharp Kabushiki KaishaInventors: Gareth John, Patrick Zebedee
-
Patent number: 8593313Abstract: A parallel-to-serial conversion circuit includes a plurality of parallel-to-serial conversion units, each being configured to include a dividing circuit configured to divide a clock signal having a second clock cycle to generate a clock signal having a first clock cycle, a parallel input circuit configured to input a signal having a plurality of bits parallel to one another in the first clock cycle, and a serial output circuit configured to serially output the signal having the plurality of bits input to the parallel input circuit bit-by-bit in the second clock cycle, wherein, among the plurality of parallel-to-serial conversion units, one of the dividing circuits has a synchronization signal interface that causes an output clock signal to synchronize with a clock signal output from the other dividing circuit in another parallel-to-serial conversion unit.Type: GrantFiled: May 21, 2012Date of Patent: November 26, 2013Assignee: Fujitsu LimitedInventor: Yoichi Koyanagi
-
Patent number: 8576099Abstract: A circuit includes a first circuit portion operable as a digital-to-analog converter (DAC) for generating a DAC common mode voltage signal (outp), a second circuit portion having a comparator for comparing the DAC common mode voltage (outp) against a received signal common mode voltage (vsumdc), the comparator providing a single bit output, and a single bit register configured to receive the single bit output of the comparator, the single bit output used to control a feedback circuit, the feedback circuit configured to control the DAC common mode voltage signal.Type: GrantFiled: February 3, 2012Date of Patent: November 5, 2013Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Robert Roze, Ronnie E. Owens
-
Patent number: 8570198Abstract: The invention provides a serializer. In one embodiment, the serializer converts parallel input data into serial output data according to a full swing clock and a noiseless differential clock, and comprises a plurality of parallel-input-serial-output (PISO) shift registers, a plurality of current-mode-logic (CML) D flip-flops, and at least one multiplexer. The PISO shift registers respectively selects a plurality of received input bits from the input bits of the parallel input data, and respectively serializes the received input bits according to the full swing clock to generate a plurality of first middle data signals. The CML D flip-flops respectively latches the first middle data signals to generate a plurality of second middle data signals. The at least one multiplexer receives the second middle data signals, and interleaves the second middle data signals according to the noiseless differential clock to generate the serial output data.Type: GrantFiled: June 27, 2012Date of Patent: October 29, 2013Assignee: Silicon Motion, Inc.Inventor: Hui-Ju Chang
-
Patent number: 8570203Abstract: A method and apparatus for direct digital synthesis (DDS) of signals using Taylor series expansion is provided. The DDS may include a modified phase-to-amplitude converter that includes read-only-memories (ROMs), registers and, a single adder. Values stored in the ROMs may produce one component of a sinusoid signal, and each of the ROMs may be of a different size, such as a coarse, intermediate, and fine ROM corresponding to respective higher resolution phase angles. The outputs of the ROMs when combined can form a digital output signal in the form of a Taylor series expansion of a sinusoid function.Type: GrantFiled: October 19, 2010Date of Patent: October 29, 2013Assignee: M.S. Ramaiah School of Advanced StudiesInventors: Dipayan Mazumdar, Govind Rangaswamy Kadambi
-
Patent number: 8570197Abstract: Serializer circuitry for high-speed serial data transmitter circuitry on a programmable logic device (“PLD”) or the like includes circuitry for converting parallel data having any of several data widths to serial data. The circuitry can also operate at any frequency in a wide range of frequencies, and can make use of reference clock signals having any of several relationships to the parallel data rate and/or the serial data rate. The circuitry is configurable/re-configurable in various respects, at least some of which configuration/re-configuration can be dynamically controlled (i.e., during user-mode operation of the PLD).Type: GrantFiled: November 24, 2010Date of Patent: October 29, 2013Assignee: Altera CorporationInventors: Toan Thanh Nguyen, Thungoc Tran, Sergey Yuryevich Shumarayev, Arch Zaliznyak, Shoujun Wang, Ramanand Venkata, Chong Lee
-
Patent number: 8570196Abstract: A method for converting image data from serial to parallel is provided. The method has steps of: receiving serial data of an image into a line buffer according to a serial clock signal of the image, wherein the serial data at least comprises a frame start code, and a row start code; detecting the frame start code of the serial data in the line buffer to trigger a vertical synchronous signal of the image; and detecting the row start code of the serial data in the line buffer to trigger a horizontal synchronous signal of the image.Type: GrantFiled: April 4, 2012Date of Patent: October 29, 2013Assignee: Himax Imaging LimitedInventor: Chih-Min Liu
-
Patent number: 8564704Abstract: A solid-state imaging device 1 includes photodiodes PD1 to PDN, charge-voltage converting circuits 101 to 10N, pre-holding circuits 201 to 20N, a transimpedance amplifier 30, a peak holding circuit 50, and a post-holding circuit 60. The charge-voltage converting circuit 10n inputs charges generated at the photodiode PDn and outputs a voltage value corresponding to the input charge quantity. The pre-holding circuit 20n holds the output voltage value from the charge-voltage converting circuit 10n and outputs the output voltage value as a current. The transimpedance amplifier 30 inputs voltage values successively output form the pre-holding circuits 201 to 20N as currents and outputs voltage values converted based on a transimpedance from the currents flowing in accordance with change quantities to the input voltage values from a reference voltage value. The peak holding circuit 50 holds and outputs a peak hold voltage of the output voltage values from the transimpedance amplifier 30.Type: GrantFiled: December 11, 2007Date of Patent: October 22, 2013Assignee: Hamamatsu Photonics K.K.Inventors: Tetsuya Taka, Seiichiro Mizuno, Haruhiro Funakoshi
-
Publication number: 20130249717Abstract: In one embodiment, multiple (serializer-deserializer) SERDES channels are aligned by selectively slipping one or more of the incoming serial data streams one bit at a time prior to deserialization. Within each SERDES channel, a slip circuit slips the corresponding serial data stream by one bit (i.e., one unit interval (UI)) by extending the high portion of the duty cycle of a corresponding clock signal. The high portion of the clock signal is extended using a 3-to-1 mux that selects a fixed high signal, such as the high power supply rail, as an intermediate mux output signal whenever transitioning between two different applied clock signals that are offset from one another by one UI. In this way, the slip circuit avoids glitches that might otherwise result from switching directly between the two clock signals.Type: ApplicationFiled: May 13, 2013Publication date: September 26, 2013Applicant: Lattice Semiconductor CorporationInventors: Phillip Johnson, Richard Booth, Paulius Mosinskis
-
Publication number: 20130241751Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: ApplicationFiled: February 28, 2013Publication date: September 19, 2013Inventors: Ehud SHOOR, Dror LAZAR, Assaf BENHAMOU
-
Patent number: 8514108Abstract: According to an exemplary embodiment, a serializer includes upper and lower shift registers configured to perform a load function where parallel input data is loaded from a parallel input bus and a shift function where the parallel input data is shifted to an output register. The upper shift register is configured to perform the load function while the lower shift register performs the shift function, and the lower shift register is configured to perform the load function while the upper shift register performs the shift function. An output register is configured to alternately receive the parallel input data from the upper shift register and the parallel input data from the lower shift register. The upper and lower shift registers and the output register can comprise scan flip-flops.Type: GrantFiled: May 25, 2011Date of Patent: August 20, 2013Assignee: Broadcom CorporationInventors: Hua-Feng Chen, Karthik Chandrasekharan, Ramamurthy Gorti, Gregory Djaja, Douglas Smith
-
Publication number: 20130201041Abstract: A circuit includes a first circuit portion operable as a digital-to-analog converter (DAC) for generating a DAC common mode voltage signal (outp), a second circuit portion having a comparator for comparing the DAC common mode voltage (outp) against a received signal common mode voltage (vsumdc), the comparator providing a single bit output, and a single bit register configured to receive the single bit output of the comparator, the single bit output used to control a feedback circuit, the feedback circuit configured to control the DAC common mode voltage signal.Type: ApplicationFiled: February 3, 2012Publication date: August 8, 2013Applicant: Avago Technologies Enterprise IP (Singapore) Pte. Ltd.Inventors: Robert Roze, Ronnie E. Owens
-
Publication number: 20130201165Abstract: A serial-parallel conversion circuit for converting a high-speed serial signal to a parallel signal is provided. Further, a display device with high image quality and fewer external connection terminals is provided. Furthermore, a method for driving a serial-parallel conversion circuit for converting a high-speed serial signal to a parallel signal is provided. A serial-parallel conversion circuit includes a plurality of units in each of which a sampling switch and an amplifier are connected to each other. In the serial-parallel conversion circuit, each sampling switch is configured to output part of a serial signal to its respective amplifier only through one transistor.Type: ApplicationFiled: January 30, 2013Publication date: August 8, 2013Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Semiconductor Energy Laboratory Co., Ltd.
-
Patent number: 8477382Abstract: Conventional analog front ends or AFEs for scanners are implemented using multiple integrated circuits or ICs. As a result, there is typically a problem of skew (due at least in part to manufacturing process variations) for these different ICs in the AFE. Here, an AFE is provided which serializes input data so as to compensate for skew.Type: GrantFiled: April 15, 2010Date of Patent: July 2, 2013Assignee: Texas Instruments IncorporatedInventors: Akira Takahashi, Hirokazu Takahashi
-
Patent number: 8466816Abstract: A circuit for serializing bits including a clock circuit and a serializer. The clock circuit may be configured to generate a plurality of clock signals from a received master clock signal. A plurality of bits may be transmitted to the serializer in response to a transition of a first clock signal. The serializer may comprise a system of latches and a rotary circuit. The system of latches may be configured to receive a first half of the plurality of bits in response to a first transition of a second clock signal and to receive a second half of the plurality of bits in response to a transition of a third clock signal. The rotary circuit may be configured to receive the plurality of bits from the system of latches and to output each bit at a particular time based on a plurality of rotary clock signals.Type: GrantFiled: April 19, 2012Date of Patent: June 18, 2013Assignee: Raytheon CompanyInventor: Martin S. Denham
-
Patent number: 8462028Abstract: Various exemplary embodiments of this disclosure provide parallel to serial conversion apparatuses that includes a bit-swapping circuit that generates bit-swapped parallel data by swapping bits of input parallel data, and a parallel to serial conversion circuit that acquires M1 and M2 bits of the bit-swapped parallel data in a first and a second mode, respectively. The parallel to serial conversion circuit generates serial data by arranging the acquired bits of the bit-swapped parallel data in a first specified order in the first mode and in a second specified order in the second mode The bit-swapping circuit swaps the bits of the input parallel data such that the parallel to serial conversion circuit acquires 1st to M1-th and 1st to M2-th bits of the input parallel data in the first and second modes, respectively, and arranges the acquired bits of the input parallel data in the same order.Type: GrantFiled: July 5, 2011Date of Patent: June 11, 2013Assignee: Kawasaki Microelectronics, Inc.Inventor: Shoichiro Kashiwakura
-
Publication number: 20130141258Abstract: A high-frequency semiconductor switch includes a serial-parallel conversion circuit, a power supply circuit, and a drive circuit. In the serial-parallel conversion circuit, a parallel data signal is formed from a serial data signal input thereto. In the power supply circuit, a first positive voltage, a second positive voltage, and a negative voltage are formed from a high-potential power source supplied thereto. The drive circuit is supplied with the first positive voltage, the second positive voltage, and the negative voltage, and includes an inverter to which the parallel data signal is input and a differential type of level shifter to which the parallel data signal and the output signal of the inverter is provided. The drive circuit outputs the second positive voltage as a high level signal, and the negative voltage as a low level signal, to a switching circuit, and the switching circuit performs selective switching based thereon.Type: ApplicationFiled: August 22, 2012Publication date: June 6, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Toshiki SESHITA
-
Publication number: 20130127645Abstract: A transmitter apparatus is provided for converting parallel data of natural number n×12 bits into n pieces of serial data, and transmitting n transmission signals each of natural number m bits. In the transmitter apparatus, a dividing buffer divides inputted parallel data into n pieces of 12-bit parallel data, and an encoder circuit 12B14B-converts the n pieces of 12-bit parallel data into n pieces of 14-bit parallel data, respectively, and outputs resulting data. A parallel-to-serial converter circuit parallel-to-serial converts the n pieces of 14-bit parallel data into n pieces of 1-bit serial data, respectively, and outputs resulting data, and an m-bit driver circuit amplifies and transmits the n pieces of 1-bit serial data, as n transmission signals each of m bits, respectively, to n transmission paths.Type: ApplicationFiled: November 19, 2012Publication date: May 23, 2013Applicant: PANASONIC CORPORATIONInventor: PANASONIC CORPORATION
-
Patent number: 8443124Abstract: A physical layer device (PLD) includes a first serializer-deserializer (SERDES) device and a second SERDES device. Each SERDES device includes an analog portion with a serial port that is configured to communicate serial data with various network devices, and a digital portion that is configured to communicate parallel data with other various network devices. The PLD includes a first signal path that is configured to route serial data signals between the analog portions of the SERDES devices, bypassing the digital portions of the SERDES devices. Therefore, the SERDES devices can directly communicate serial data without performing parallel data conversion. A second signal path is configured to route recovered clock and data signals between the analog portions of the SERDES devices, but still bypassing the digital portions of the SERDES devices. The recovered clock and data signals are then regenerated before being transmitted over a network device.Type: GrantFiled: March 19, 2010Date of Patent: May 14, 2013Assignee: Broadcom CorporationInventors: Kevin T. Chan, Michael Q. Le
-
Publication number: 20130106804Abstract: A serial-to-parallel converter which includes n input latching elements; k intermediate latching elements, and n output latching elements configured to sample outputs of the k intermediate latching elements and a remaining (n?k) input latching elements of the n input latching elements, respectively, after the nth data of the n successive data has been sampled by the nth input latching element and before the kth data of a next n successive data in the serial input data stream has been sampled by the kth input latching element, wherein the n input latching elements and the k intermediate latching elements are transparent for one state of their clock input, and n and k are positive integers, where n>k.Type: ApplicationFiled: October 27, 2011Publication date: May 2, 2013Applicant: SHARP KABUSHIKI KAISHAInventors: Gareth JOHN, Patrick ZEBEDEE
-
Patent number: 8432303Abstract: According to one embodiment, an electronic apparatus non-masks a clock signal portion used for shift-outputting respective digital signals by first parallel/serial converting device and masks the remaining clock signal portion, in the clock signal supplied to the first and second parallel/serial converting devices, in a first mode. The apparatus non-masks the clock signal supplied to the first and second parallel/serial converting devices, in a second mode.Type: GrantFiled: August 9, 2011Date of Patent: April 30, 2013Assignees: Kabushiki Kaisha Toshiba, Toshiba Tec Kabushiki KaishaInventor: Masanaka Mizuno
-
Patent number: 8427348Abstract: Systems and methods decode sequentially-dependent data by using a plurality of processing units substantially in parallel. A splitting procedure determines at least one splitting point dividing a data-stream into at least two portions and each processing unit is assigned one portion of the data-stream for decoding. A skimming procedure is performed by at least one processing unit to decode relevant data for at least one portion of the data-stream, where the relevant data is sufficient to enable a processing unit to fully decode another portion of the data-stream. Each processing unit then performs a scanning procedure to fully decode its assigned portion of data-stream substantially in parallel.Type: GrantFiled: May 13, 2011Date of Patent: April 23, 2013Inventor: Arun Kumar Sagar
-
Publication number: 20130093608Abstract: Provided are a signal processing apparatus and a signal processing method. The signal processing method include receiving a serial signal including an information frame including channel information and data information of a corresponding channel, extracting a clock signal from the serial signal, generating a load signal when a clock count reaches a maximum clock count by calculating the clock signal; converting the serial signal to a parallel signal according to the load signal, and changing the maximum clock count by comparing parallel-converted parallel channel information with a load count indicating the number of local signals.Type: ApplicationFiled: November 30, 2012Publication date: April 18, 2013Applicant: KOREA RESEARCH INSTITUTE OF STANDARDS AND SCIENCEInventor: Korea Research Institute of Standards and Scienc
-
Publication number: 20130093607Abstract: The disclosed conversion device converts an analog input signal into a digital signal and outputs thereof, wherein the conversion device comprises a feedback signal generator for performing mismatch shaping on the digital signal that has been converted and output, and then performing digital-analog conversion to generate a feedback signal; a subtractor for subtracting the feedback signal from the analog input signal and outputting thereof; a serial-parallel converter for converting the signal output from the subtractor into a plurality of parallel signals and outputting thereof; a vector filter for performing signal processing on the plurality of parallel signals output by the serial-parallel converter and outputting a plurality of signals; a quantizer for quantizing the plurality of signals output by the vector filter and outputting digital signals; and a parallel-serial converter for converting the digital signals output by the quantizer into serial signals and outputting thereof.Type: ApplicationFiled: July 18, 2012Publication date: April 18, 2013Applicant: TRIGENCE SEMICONDUCTOR, INC.Inventors: Akira YASUDA, Jun-ichi Okamura
-
Patent number: 8416902Abstract: A clock and data recovery device recovers data from a sequential stream of data that includes bursts of data separated by gaps. Each burst of data arrives with its own phase and with its own deviation from a nominal frequency. The bursts of data begin with a preamble that is utilized to determine the timing of the burst. The clock and data recovery device determines the timing of a burst of data using signals from one or more demultiplexers or samplers. At the start of each burst of data, sampled input signals are analyzed by an edge detector to determine a sample phase for the burst. A selector utilizes the sample phase determined by the edge detector to choose which of the sampled input signals to use to produce output data signals from the clock and data recovery device.Type: GrantFiled: January 14, 2010Date of Patent: April 9, 2013Inventors: Ian Kyles, Eugene Pahomsky
-
Patent number: 8415984Abstract: Provided is an electronic circuit system which facilitates skew timing adjustment while preventing increase of power consumption. An electronic circuit system includes: a track hold circuit module formed by a hierarchical tree structure of track hold circuits which can track-hold an analog value of an analog signal; and a control signal generation module which supplies an operation control signal to each of the track hold circuits in the hierarchical tree structure. In the hierarchical tree structure, the number of track hold circuits of each of the hierarchies is stepwise changed from the first hierarchy of the input side to which an analog signal is inputted, toward the final hierarchy of the final output side as the number of hierarchies is increased.Type: GrantFiled: November 2, 2009Date of Patent: April 9, 2013Assignee: NEC CorporationInventors: Tomoyuki Yamase, Hidemi Noguchi
-
Patent number: 8405533Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: GrantFiled: December 15, 2010Date of Patent: March 26, 2013Assignee: Intel CorporationInventors: Ehud Shoor, Dror Lazar, Assaf Benhamou
-
Patent number: 8379771Abstract: A data receiver identifies an alignment symbol in a parallel data stream including encoded symbols, generates a bit order indicator indicating a bit order of the alignment symbol identified in the parallel data stream, and generates a symbol stream including the encoded symbols. Further, the data receiver decodes symbols in the symbol stream and generates a bit polarity indicator indicating a bit polarity of the parallel data stream based on the decoded symbols. Additionally, the data receiver generates a formatted symbol stream having a predetermined bit order and a predetermined bit polarity, based on the symbol stream, the bit order indicator, and the bit polarity indicator. In some embodiments, the data receives a serial data stream and generates the parallel data stream by deserializing data in the serial data stream.Type: GrantFiled: September 7, 2010Date of Patent: February 19, 2013Assignee: Integrated Device Technology, Inc.Inventors: Alex C. Reed, IV, Shriram Kulkarni
-
Patent number: 8356223Abstract: A system including a frame capture module, a serializer, and a deserializer. The frame capture module is configured to receive, from a device under test, data corresponding to test results, and package the data into first data frames. The serializer is configured serialize the first data frames to form serial messages that include serialized data. The serializer includes i) a first serial link configured to output the serial messages according to a first clock domain, and ii) a second serial link configured to output the serial messages according to a second clock domain. The deserializer is configured to deserialize the serial messages received on the first serial link and the second serial link to form second data frames.Type: GrantFiled: April 13, 2012Date of Patent: January 15, 2013Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 8314724Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: GrantFiled: December 15, 2010Date of Patent: November 20, 2012Assignee: Intel CorporationInventors: Ehud Shoor, Dror Lazar, Assaf Benhamou
-
Patent number: 8310383Abstract: A serializer device is used for generation, from a parallel digital signal, of a clock signal or a serial binary data signal having a pre-determined amount of jitter. A binary number having consecutive groups of ones and zeroes, when serialized by the serializer device, produces a clock signal. By varying the number of ones and zeroes on the binary number, a pre-determined amount of jitter can be generated. Use of sigma-delta modulation in combination with a phase-locked loop circuitry allows one to obtain a smoothly varying jitter of the output signal.Type: GrantFiled: December 23, 2010Date of Patent: November 13, 2012Assignee: JDS Uniphase CorporationInventors: David J. Royle, Mikhail Charny