Memory Arbitration Patents (Class 345/535)
-
Patent number: 8095744Abstract: The memory access device includes: a plurality of command division sections provided for a plurality of masters; a plurality of inter-master arbitration sections provided for a plurality of banks; and a memory control section. Each of the command division sections divides a command issued by the corresponding master into a plurality of micro-commands when the access region of the command is over two or more banks among the plurality of banks, each of the micro-commands being a command accessing only one of the two or more banks, and gives each of the micro-commands to an inter-master arbitration section corresponding to the bank including the access region of the micro-command. Each of the inter-master arbitration sections arbitrates micro-commands given from the command division sections to select one. The memory control section selects one of a plurality of micro-commands selected by the inter-master arbitration sections to perform memory access.Type: GrantFiled: November 7, 2008Date of Patent: January 10, 2012Assignee: Panasonic CorporationInventors: Isao Kawamoto, Yoshiharu Watanabe
-
Patent number: 8072461Abstract: A graphics processing system comprises at least one memory device storing a plurality of pixel command threads and a plurality of vertex command threads. An arbiter coupled to the at least one memory device is provided that selects a command thread from either the plurality of pixel or vertex command threads based on relative priorities of the plurality of pixel command threads and the plurality of vertex command threads. The selected command thread is provided to a command processing engine capable of processing pixel command threads and vertex command threads.Type: GrantFiled: March 5, 2010Date of Patent: December 6, 2011Assignee: ATI Technologies ULCInventors: Laurent Lefebvre, Andrew Gruber, Stephen Morein
-
Patent number: 8068114Abstract: Disclosed are methods and systems for granting an application-specific integrated circuit (ASIC) in a multi-ASIC environment controlled access to a shared resource. A system includes a first ASIC, a second ASIC, and a shared memory that stores a shared resource and a data set partitioned into fields. The first ASIC writes data to a first subset of the fields and reads data from the fields. The first ASIC includes first logic that computes a first value based on the data read from the fields. The second ASIC writes data to a second subset of the fields and reads data from the fields. The second ASIC includes second logic that computes a second value based on the data read from the fields. Based on the first and second values respectively computed by the first and second logic, only one of the first and second ASICs gains access to the shared resource.Type: GrantFiled: April 30, 2007Date of Patent: November 29, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Rodney C. Andre, Rex E. McCrary
-
Patent number: 8054315Abstract: An electronic system, an integrated circuit and a method for display are disclosed. The electronic system contains a first device, a memory and a video/audio compression/decompression device such as a decoder/encoder. The electronic system is configured to allow the first device and the video/audio compression/decompression device to share the memory. The electronic system may be included in a computer in which case the memory is a main memory. Memory access is accomplished by one or more memory interfaces, direct coupling of the memory to a bus, or direct coupling of the first device and decoder/encoder to a bus. An arbiter selectively provides access for the first device and/or the decoder/encoder to the memory based on priority. The arbiter may be monolithically integrated into a memory interface. The decoder may be a video decoder configured to comply with the MPEG-2 standard. The memory may store predicted images obtained from a preceding image.Type: GrantFiled: January 27, 2011Date of Patent: November 8, 2011Assignee: STMicroelectronics, Inc.Inventors: Jefferson Eugene Owen, Raul Zegers Diaz, Osvaldo Colavin
-
Patent number: 8044964Abstract: A data processor that includes a central processing unit, a graphic controller, a display controller, an image recognizing module, a memory controller and image data input units is disclosed. The components can be formed on a single semiconductor substrate. The display controller can perform display control on image data. The image data input unit stores the image data into a first area in the external memory. The image recognizing module or central processing unit executes an image process on the image data in the first area or image data in a second area, and stores a result of the process in a third area of the external memory.Type: GrantFiled: July 12, 2007Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventors: Shuji Kurata, Seiichi Saito, Yoshiyuki Matsumoto
-
Patent number: 8023164Abstract: Disclosed herein is a color adjustment apparatus, including: a color information storage section configured to store color information regarding an arbitrary region designated through a pointer in an editing image region; and a color coordinate explicitly displaying section configured to explicitly display a mark, which specifies color coordinates corresponding to the color information, at a pertaining position on a hue ring or a hue bar chart prepared for color adjustment.Type: GrantFiled: November 28, 2006Date of Patent: September 20, 2011Assignee: Sony CorporationInventor: Kaoru Ogawa
-
Patent number: 8009174Abstract: A data buffering device which contains an input unit adapted to sequentially receive a two-dimensional array of data structures organized by an index pair with a first index stepwise traversing first-index values in a meandering manner defined by a first and a second meandering direction. The invention further includes a data buffering method, and a data processing method and device; each of which incorporates the above described features of the data buffering device.Type: GrantFiled: March 15, 2006Date of Patent: August 30, 2011Assignee: Koninklijke Philips Electronics N.V.Inventors: Aleksandar Beric, Ramanathan Sethuraman
-
Publication number: 20110187729Abstract: An access method and an access controller for a memory are described. The method includes the following steps: monitoring an actual value of a relevant parameter of a display bandwidth of data to be output by the memory; comparing the actual value of the relevant parameter with a threshold to determine whether the actual display bandwidth meets requirements; and selecting an access arbitration mode for the memory according to whether the requirements are met. The access controller includes: a monitoring and comparing unit, adapted to monitor an actual value of a relevant parameter of a display bandwidth of data to be output by the memory and compare the actual value of the relevant parameter with a threshold to determine whether the actual display bandwidth meets requirements; and an arbitration adjusting unit, adapted to select an access arbitration mode for the memory according to whether the requirements are met.Type: ApplicationFiled: January 28, 2011Publication date: August 4, 2011Inventors: Jun Huang, Yu Liu
-
Patent number: 7986326Abstract: According to one embodiment, a graphics/video processor includes a memory controller. The memory controller includes a first arbiter that receives memory client requests to access a memory device, and a first memory buffer coupled to the first arbiter. The first arbiter stores client requests that are selected by the first arbiter. The memory controller also includes a second arbiter coupled to the first memory buffer and a second memory buffer coupled to the second arbiter. The second arbiter receives requests from the memory client requests stored in the first memory buffer. The second memory buffer stores the client requests selected by the second arbiter. Further, the memory controller includes a third arbiter coupled to the second memory buffer. The third arbiter provides access of the memory device to the client requests stored in the second memory buffer.Type: GrantFiled: February 5, 2010Date of Patent: July 26, 2011Assignee: Zoran CorporationInventors: David R. Auld, Bruce K. Holmer, Hong-Jyeh Jason Huang, Gerard K. Yeh
-
Patent number: 7978198Abstract: An image data transfer method including the steps of: (a) reading pixel data of a two-dimensional image stored in a first image storage and having a plurality of pixels, the position of each of the pixels being represented by coordinates of first and second directions, the pixel data being read by scanning data transfer units of the pixel data in the second direction where each of the data transfer units is formed by data of a predetermined number of pixels consecutive in the first direction; (b) writing the data transfer units read at step (a) in a temporary data storage where data is stored at a position designated by a combination of first and second addresses, the data transfer units being written in burst mode in a region of the temporary data storage in which the first addresses are consecutive while the second address is fixed; and (c) reading the data transfer units written in the temporary data storage from the region in which the first addresses are consecutive while the second address is fixed in bType: GrantFiled: April 17, 2007Date of Patent: July 12, 2011Assignee: Panasonic CorporationInventors: Yasuharu Tanaka, Shinji Kitamura, Taichi Nagata, Yoshihisa Shimazu
-
Patent number: 7944509Abstract: There is provided with a video processing method including: writing first video signals representing an input video frame alternately into first and second storage regions every input video frame; reading out the written first video signals from either the first storage region or the second storage region; generating second video signals representing an output video frame including a video image represented by the first video signals read out; acquiring write region information indicating either the first storage region or the second storage region into which writing is being performed, before reading is performed; acquiring write location information indicating a location on the first or second storage region, associated with the first video signal which is being written, before reading is performed; and deciding either the first storage region or the second storage region from which reading should be performed, by using the write region information and the write location information.Type: GrantFiled: August 25, 2006Date of Patent: May 17, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Shingo Tanaka
-
Patent number: 7911470Abstract: An apparatus and method for fairly arbitrating between clients with varying workloads. The clients are configured in a pipeline for processing graphics data. An arbitration unit selects requests from each of the clients to access a shared resource. Each client provides a signal to the arbitration unit for each clock cycle. The signal indicates whether the client is waiting for a response from the arbitration unit and whether the client is not blocked from outputting processed data to a downstream client. The signals from each client are integrated over several clock cycles to determine a servicing priority for each client. Arbitrating based on the servicing priorities improves performance of the pipeline by ensuring that each client is allocated access to the shared resource based on the aggregate processing load distribution.Type: GrantFiled: December 12, 2007Date of Patent: March 22, 2011Assignee: NVIDIA CorporationInventors: Christopher D. S. Donham, John S. Montrym
-
Patent number: 7911476Abstract: A multimedia data processing apparatus with reduced buffer size includes an accessing unit and a data processing module. The accessing unit has a plurality of buffers therein. The data processing module includes a processing unit and a real-time buffer. The processing unit processes the data temporarily stored in the accessing unit and the real-time buffer. By adding the real-time buffer, the size of the buffer in the accessing unit and the maximum bandwidth requirement can be reduced thereby increasing the system performance.Type: GrantFiled: June 29, 2007Date of Patent: March 22, 2011Assignee: Realtek Semiconductor Corp.Inventor: Jing Jung Huang
-
Patent number: 7898547Abstract: A method and system is provided for organizing and routing multiple memory requests from a plurality of clients to multiple memories. Requests from a plurality of clients, including a plurality of clients of the same type, such as multiple MPEG decoders, are directed to different memory controllers by a router. The memory controllers order the client requests by requests among similar client types. The memory controllers also order the client requests by different client types. The ordered requests are then delivered to memory. Returned data is sent back to the clients. A method of mapping motion pictures experts group (MPEG) video information for improved efficiency is presented, wherein image information is stored in blocks of memory referred to as tiles. Tiles are mapped in memory so that adjacent tiles only correspond to different banks of memory.Type: GrantFiled: January 26, 2007Date of Patent: March 1, 2011Assignee: Broadcom CorporationInventors: Chun Wang, Youjing Zhang, Richard K. Sita, Glen T. McDonnell, Babs L. Carter
-
Patent number: 7839409Abstract: In a VESA standard compliant display controller having a processor arranged to process executable instructions and associated data, a memory device arranged to store EDID and the executable instructions and associated data, a number of data ports coupled to the memory device by way of an I2C data bus each coupled to a host device, a method of transferring EDID from the memory device over the I2C data bus to a requesting one of the data ports while servicing a processor memory access request without clock stretching.Type: GrantFiled: February 18, 2005Date of Patent: November 23, 2010Inventors: Ali Noorbakhsh, David Keene, John Lattanzi, Ram Chilukuri
-
Patent number: 7821518Abstract: An apparatus and method for fairly arbitrating between clients with varying workloads. The clients are configured in a pipeline for processing graphics data. An arbitration unit selects requests from each of the clients to access a shared resource. Each client provides a signal to the arbitration unit for each clock cycle. The signal indicates whether the client is waiting for a response from the arbitration unit and whether the client is not blocked from outputting processed data to a downstream client. The signals from each client are integrated over several clock cycles to determine a servicing priority for each client. Arbitrating based on the servicing priorities improves performance of the pipeline by ensuring that each client is allocated access to the shared resource based on the aggregate processing load distribution.Type: GrantFiled: December 12, 2007Date of Patent: October 26, 2010Assignee: NVIDIA CorporationInventors: Christopher D. S. Donham, John S. Montrym
-
Patent number: 7812847Abstract: A memory for a graphics processor is provided. The memory includes a write first-in-first-out (FIFO) region of the memory for receiving pixel data, and a read FIFO region for accessing the pixel data received into the memory through the write FIFO. The memory has a memory controller having write assembly logic for rearranging the pixel data received by the write FIFO for storage in the memory. The write assembly logic is configured to write data representing a first pixel and a second pixel across a plurality of data segments in the memory, where corresponding bit locations for the data representing the first pixel and the data representing the second pixel are contiguous. A graphics controller having the memory and a method for preventing data corruption from being displayed during an underflow are included.Type: GrantFiled: April 13, 2007Date of Patent: October 12, 2010Assignee: Seiko Epson CorporationInventors: Barinder Singh Rai, Phil Van Dyke
-
Patent number: 7782328Abstract: A method and apparatus for combining video graphics processing and audio processing onto the same single chip and/or printed circuit board includes a graphics processing circuit, an audio processing circuit, a local bus, and a bus arbitrator. The local bus couples both the graphics processing circuit and audio processing circuit to the system bus such that each of the circuits may transceive data with the system bus. The bus arbitrator arbitrates access to the local bus between the graphics processing circuit and audio processing circuit. Such arbitration is based on incoming data, which is interpreted and, based on the interpretation, the bus arbitrator routes the incoming data to either the graphics processing circuit or the audio processing circuit. In addition, the bus arbitrator arbitrates outputting data from the graphics processing circuit and the audio processing circuit based on commands received from the CPU.Type: GrantFiled: March 24, 1998Date of Patent: August 24, 2010Assignee: ATI Technologies ULCInventor: Raymond Li
-
Patent number: 7782329Abstract: Presently disclosed are a method and apparatus for generating graphics in a protected manner by establishing a user graphics partition while in an executive context. Once the user context is established, an operating mode is switched to the user context and then executing a user graphics program while in the user context. The operating mode then reverts to the executive context when the user context expires.Type: GrantFiled: December 10, 2004Date of Patent: August 24, 2010Assignee: Rockwell Collins, Inc.Inventors: Tom C. Rohr, Jeffrey D. Russell, Martin Pauly
-
Patent number: 7746348Abstract: A graphics processing system comprises a command processing engine capable of processing pixel command threads and vertex command threads. The command processing engine is coupled to both a renderer and a scan converter. Upon completing processing of a command thread, which may comprise a pixel command thread or a vertex command thread, the command engine provides the command thread to either the renderer or the scan converter.Type: GrantFiled: May 9, 2007Date of Patent: June 29, 2010Assignee: ATI Technologies ULCInventors: Laurent Lefebvre, Andrew E. Gruber, Stephen L. Morein
-
Patent number: 7742053Abstract: A graphics processing system comprises at least one memory device storing a plurality of pixel command threads and a plurality of vertex command threads. An arbiter coupled to the at least one memory device is provided that selects a command thread from either the plurality of pixel or vertex command threads based on relative priorities of the plurality of pixel command threads and the plurality of vertex command threads. The selected command thread is provided to a command processing engine capable of processing pixel command threads and vertex command threads.Type: GrantFiled: May 9, 2007Date of Patent: June 22, 2010Assignee: ATI Technologies ULCInventors: Laurent Lefebvre, Andrew E. Gruber, Stephen L. Morein
-
Patent number: 7739458Abstract: An image forming apparatus includes a plurality of hardware resources provided to carry out image formation. A plurality of application programs perform respective processing of the plurality of hardware resources related to the image formation. A storage device stores rewritable shared data which is used by the application programs in common. A shared-data control unit suspends one of a write-lock request or a read-lock request that is received from one of the application programs when acquisition and/or updating of the shared data is inhibited, and after the acquisition and/or updating of the shared data is allowed, inhibits the acquisition and/or updating of the shared data by other application programs in accordance with the suspended request for the one of the plurality of application programs.Type: GrantFiled: September 10, 2003Date of Patent: June 15, 2010Assignee: Ricoh Company, Ltd.Inventor: Junichi Minato
-
Patent number: 7725634Abstract: To reduce production cost, the present invention provides a microprocessor device for an LCD controller, which includes a memory, a first processing unit, a second processing unit, a first arbiter and a second arbiter. The memory is utilized for storing data. The first processing unit is utilized for executing a first program. The second processing unit is utilized for executing a second program. The first arbiter is coupled to the first processing unit and the second processing unit and utilized for deciding an operation order for the first processing unit and the second processing unit. The second arbiter is coupled to the first processing unit, the second processing unit and the memory and utilized for deciding a memory accessing order for the first processing unit and the second processing unit.Type: GrantFiled: May 27, 2008Date of Patent: May 25, 2010Assignee: NOVATEK Microelectronics Corp.Inventors: Wen-Hsuan Lin, Chun-Liang Chen
-
Patent number: 7675522Abstract: A display error occurs upon contention between writing of pixel data in a GRAM and reading of pixel data representing a scanning line including pixels which correspond to the pixel data above. Pixel data corresponding to pixels representing a scanning line stored in a latch circuit is displayed on a display panel, and when contention occurs between writing of pixel data in a GRAM and reading of pixel data corresponding to pixels representing a scanning line to the latch circuit from the GRAM, a controller delays reading of the pixel data corresponding to the pixels representing the scanning line and controls so as to perform reading of the pixel data corresponding to the pixels representing the scanning line to the latch circuit from the GRAM once again.Type: GrantFiled: July 2, 2004Date of Patent: March 9, 2010Assignee: Toshiba Matsushita Display Technology Co., Ltd.Inventors: Masahiro Kubota, Hideki Mine
-
Patent number: 7672573Abstract: A system includes an integrated encoder comprising an optical storage controller for coupling to an optical storage medium, and a data encoder for coding input data coupled to the optical storage controller, a first external memory coupled to a first memory controller in the integrated encoder, and a second external memory coupled to a second memory controller in the integrated encoder. In one aspect, the integrated encoder further comprises a first memory arbiter for selectively directing access to the first external memory by the optical storage controller and the data encoder, and a second memory arbiter for selectively directing access to the second external memory by the optical storage controller and the data encoder.Type: GrantFiled: May 13, 2004Date of Patent: March 2, 2010Assignee: Sunplus Technology Co., Ltd.Inventor: Tzu-Hsin Wang
-
Patent number: 7639768Abstract: In the operation of a mobile device (such as a cellular telephone or a PDA, i.e. Personal Digital Assistant), which mobile device includes a mobile terminal and a memory module, certain operational signals of the mobile device are multiplexed and demultiplexed, resulting in efficient device bus utilization and reduced device pin count.Type: GrantFiled: May 1, 2006Date of Patent: December 29, 2009Assignee: Spansion LLCInventors: Qamrul Hasan, Jeremy Mah, Stephan Rosner
-
Patent number: 7619631Abstract: A technique for performing an anti-aliasing operation by multiple graphics processing units includes utilizing a first graphics processing unit to generate a first subset of filtered data resulting from performing anti-aliasing processing and similarly utilize a second graphics processing unit to generate a second subset of filtered data. The first graphics processing unit then pulls a first portion of the second subset of filtered data from a first memory block of a temporary buffer and blends such pulled data with a first portion of the first subset of filtered data. Overlapping in time with the pulling and blending operation of the first graphics processing unit, the second graphics processing unit pulls a second portion of the first subset of filtered data from a second memory block of the temporary buffer and blends such pulled data with a second portion of the second set of filtered data.Type: GrantFiled: March 28, 2006Date of Patent: November 17, 2009Assignee: NVIDIA CorporationInventors: Franck R. Diard, Jeffrey A. Bolz
-
Publication number: 20090225094Abstract: A graphics system including a custom graphics and audio processor produces exciting 2D and 3D graphics and surround sound. The system includes a graphics and audio processor including a 3D graphics pipeline and an audio digital signal processor. A memory controller performs a wide range of memory control related functions including arbitrating between various competing resources seeking access to main memory, handling memory latency and bandwidth requirements of the resources requesting memory access, buffering writes to reduce bus turn around, refreshing main memory, and protecting main memory using programmable registers. The memory controller minimizes memory read/write switching using a “global” write queue which queues write requests from various diverse competing resources. In this fashion, multiple competing resources for memory writes are combined into one resource from which write requests are obtained.Type: ApplicationFiled: May 22, 2009Publication date: September 10, 2009Inventors: Farhad Fouladi, Winnie W. Yeung, Howard Cheng
-
Systems and methods for providing shared attribute evaluation circuits in a graphics processing unit
Patent number: 7551176Abstract: Systems and method for providing shared attribute evaluation circuits in a graphics processing unit are provided. One embodiment can be described as a system for evaluating attributes in a graphics processing unit having a plurality of processing stages. The system can include an evaluation block, configured to process a plurality of attributes corresponding to a plurality of pixels and a plurality of FIFO buffers, each configured between one of the plurality of processing stages and the evaluation block. An embodiment can further include a shared buffer, configured to store the plurality of attributes or pointers during the attribute processing and processing priority logic, configured to determine a plurality of priorities corresponding to the plurality of attributes.Type: GrantFiled: August 24, 2006Date of Patent: June 23, 2009Assignee: Via Technologies, Inc.Inventors: Fred Liao, John Brothers -
Patent number: 7546542Abstract: Methods are disclosed for selectively loading one control at a time based on the location of a selection component relative to a graphical representation of a user interface.Type: GrantFiled: March 23, 2004Date of Patent: June 9, 2009Assignee: Microsoft CorporationInventor: Girish Premchandran
-
Patent number: 7538772Abstract: A graphics system including a custom graphics and audio processor produces exciting 2D and 3D graphics and surround sound. The system includes a graphics and audio processor including a 3D graphics pipeline and an audio digital signal processor. A memory controller performs a wide range of memory control related functions including arbitrating between various competing resources seeking access to main memory, handling memory latency and bandwidth requirements of the resources requesting memory access, buffering writes to reduce bus turn around, refreshing main memory, and protecting main memory using programmable registers. The memory controller minimizes memory read/write switching using a “global” write queue which queues write requests from various diverse competing resources. In this fashion, multiple competing resources for memory writes are combined into one resource from which write requests are obtained.Type: GrantFiled: November 28, 2000Date of Patent: May 26, 2009Assignee: Nintendo Co., Ltd.Inventors: Farhad Fouladi, Winnie W. Yeung, Howard Cheng
-
Patent number: 7536511Abstract: An apparatus includes a central processing unit having an output to provide a status indicator, a graphics controller having an output coupleable to a display interface, a cache comprising a plurality of cache lines, and memory controller having an input to receive the status indicator. The memory controller is configured to disable allocation of cache lines of the cache for cache misses for data requests from the graphics controller in response to the status indicator indicating the central processing unit is in an active mode. The memory controller further is configured to enable allocation of cache lines of the cache for cache misses for data requests from the graphics controller in response to the status indicator indicating the central processing unit is in an idle mode.Type: GrantFiled: July 7, 2006Date of Patent: May 19, 2009Assignee: Advanced Micro Devices, Inc.Inventor: Stephen Patrick Thompson
-
Patent number: 7523324Abstract: A method and apparatus are disclosed for performing dynamic arbitration of memory accesses by a CPU and at least one bus master interface module based on, at least in part, monitoring a CPU throttle control signal and monitoring CPU power and performance states, and making decisions based on the monitored parameters. Bus master memory access break events and memory read and write accesses are also monitored as part of the arbitration process in accordance with certain embodiments of the present invention. An arbitration (ARB) module performs the dynamic arbitration. A CPU throttle control module generates the CPU throttle control signal, indicating when the CPU is idle, and also monitors and outputs the CPU power and performance states. A memory controller (MC) module controls accesses to the memory subsystem based on, at least in part, the dynamic arbitration performed by the dynamic arbitration module.Type: GrantFiled: May 7, 2007Date of Patent: April 21, 2009Assignee: Broadcom CorporationInventor: Kenneth Ma
-
Patent number: 7509502Abstract: The present invention provides a data processing apparatus and method for merging secure and non-secure data. The apparatus comprises at least one processor operable to execute a non-secure process to produce non-secure data to be included in an output data stream, and to execute a secure process to produce secure data to be included in the output data stream. A non-secure buffer is provided for receiving the non-secure data produced by the non-secure process, and in addition a secure buffer is provided for receiving the secure data produced by the secure process, the secure buffer not being accessible by the non-secure process. An output controller is then arranged to read the non-secure data from the non-secure buffer and the secure data from the secure buffer, and to merge the non-secure data and the secure data in order to produce a combined data stream, the output data stream then being derivable from the combined data stream.Type: GrantFiled: September 1, 2004Date of Patent: March 24, 2009Assignee: ARM LimitedInventors: Hedley James Francis, Ashley Miles Stevens, Andrew Christopher Rose
-
Patent number: 7486502Abstract: A computer including a chassis, a motherboard, an electronic component, an I/O port and a status display module is provided. The motherboard is disposed in the chassis. The electronic component is electrically connected with the motherboard. The I/O port is electrically connected with the motherboard and has at least one machine code to indicate the status of the electronic component. The status display module is electrically connected with the motherboard. The status display module includes a decoder and a display device. The decoder is configured to translate the machine code into a text description. The display device is disposed on the chassis and is electrically connected to the decoder to display the text description.Type: GrantFiled: June 4, 2007Date of Patent: February 3, 2009Assignee: Asustek Computer Inc.Inventor: Yen-Po Yu
-
Patent number: 7475210Abstract: An address processing section allocates addresses of desired data in a main memory, input from a control block, to any of three hit determination sections based on the type of the data. If the hit determination sections determine that the data stored in the allocated addresses does not exist in the corresponding cache memories, request issuing sections issue transfer requests for the data from the main memory to the cache memories, to a request arbitration section. The request arbitration section transmits the transfer requests to the main memory with priority given to data of greater sizes to transfer. The main memory transfers data to the cache memories in accordance with the transfer requests. A data synchronization section reads a plurality of read units of data from a plurality of cache memories, and generates a data stream for output by a stream sending section.Type: GrantFiled: December 19, 2005Date of Patent: January 6, 2009Assignee: Sony Computer Entertainment Inc.Inventor: Hideshi Yamada
-
Patent number: 7466316Abstract: An integrated circuit includes at least two different types of processors, such as a graphics processor and a video processor. At least one operation is commonly by supported by two different types of processors. For each commonly supported operation that is scheduled, a decision is made to determine which type of processor will be selected to implement the operation.Type: GrantFiled: December 14, 2004Date of Patent: December 16, 2008Assignee: NVIDIA CorporationInventors: Jonah M. Alben, Stephen D. Lew, Paolo E. Sabella
-
Patent number: 7450130Abstract: Described is an adaptive scheduler associated with a desktop window manager that dynamically controls the rate at which graphics frames are composed. Values corresponding to performance when composing a frame are measured, and the frame composition rate is adjusted as necessary based on the values. The measured data is sampled to provide smooth adjustments. The sampled data is evaluated as to whether the current frame rate is too slow, too fast, or acceptable. If too slow, the frame rate may increased relative to the refresh rate, while if too fast, the frame rate is decreased relative to the refresh rate. In one implementation, the frame rate is too fast if a count of missed frames achieves a missed threshold value, or if a count of late frames achieves a late threshold value. The frame rate is too slow if a count of early frames exceeds an early threshold value.Type: GrantFiled: September 14, 2005Date of Patent: November 11, 2008Assignee: Microsoft CorporationInventors: Gregory D. Swedberg, Prashant Ratanchandani, Greg Schechter, Glenn F. Evans, Leonardo E. Blanco, Kenneth S. Reneris, Sameer Avinash Nene
-
Patent number: 7446773Abstract: An integrated circuit includes at least two different types of processors. The integrated circuit includes an integrated host and associated scheduler. At least one operation is supported by two or more different types of processors. The scheduler schedules operations on the different types of processors.Type: GrantFiled: December 14, 2004Date of Patent: November 4, 2008Assignee: NVIDIA CorporationInventors: Jonah M. Alben, Stephen D. Lew, Paolo E. Sabella
-
Publication number: 20080252649Abstract: A memory controller that includes a write first in first out (FIFO) region of the memory for receiving pixel data and a read FIFO region of the memory for accessing the pixel data received through the write FIFO is provided. The memory controller is configured to rearrange the pixel data received by the write FIFO for storage in the memory by writing data representing a first pixel and a second pixel across a plurality of registers in the memory, wherein corresponding bit locations for the data representing the first pixel and the data representing the second pixel are stored within a same one of the plurality of registers. The memory controller is configured to grant access to one of multiple requests for access to the memory based on corresponding bit locations associated with the multiple requests. A graphics controller and a method for prioritizing access to a memory are provided.Type: ApplicationFiled: April 13, 2007Publication date: October 16, 2008Inventors: Barinder Singh Rai, Phil Van Dyke
-
Patent number: 7417637Abstract: An apparatus and method for fairly arbitrating between clients with varying workloads. The clients are configured in a pipeline for processing graphics data. An arbitration unit selects requests from each of the clients to access a shared resource. Each client provides a signal to the arbitration unit for each clock cycle. The signal indicates whether the client is waiting for a response from the arbitration unit and whether the client is not blocked from outputting processed data to a downstream client. The signals from each client are integrated over several clock cycles to determine a servicing priority for each client. Arbitrating based on the servicing priorities improves performance of the pipeline by ensuring that each client is allocated access to the shared resource based on the aggregate processing load distribution.Type: GrantFiled: September 1, 2004Date of Patent: August 26, 2008Assignee: NVIDIA CorporationInventors: Christopher D. S. Donham, John S. Montrym
-
Patent number: 7400327Abstract: A memory system having a number of partitions each operative to independently service memory requests from a plurality of memory clients while maintaining the appearance to the memory client of a single partition memory subsystem. The memory request specifies a location in the memory system and a transfer size. A partition receives input from an arbiter circuit which, in turn, receives input from a number of client queues for the partition. The arbiter circuit selects a client queue based on a priority policy such as round robin or least recently used or a static or dynamic policy. A router receives a memory request, determines the one or more partitions needed to service the request and stores the request in the client queues for the servicing partitions.Type: GrantFiled: February 4, 2005Date of Patent: July 15, 2008Assignee: NVIDIA CorporationInventors: James M. Van Dyke, John S. Montrym, Steven E. Molnar
-
Patent number: 7369133Abstract: A memory system having a number of partitions each operative to independently service memory requests from a plurality of memory clients while maintaining the appearance to the memory client of a single partition memory subsystem. The memory request specifies a location in the memory system and a transfer size. A partition receives input from an arbiter circuit which, in turn, receives input from a number of client queues for the partition. The arbiter circuit selects a client queue based on a priority policy such as round robin or least recently used or a static or dynamic policy. A router receives a memory request, determines the one or more partitions needed to service the request and stores the request in the client queues for the servicing partitions.Type: GrantFiled: February 4, 2005Date of Patent: May 6, 2008Assignee: Nvidia CorporationInventors: James M. Van Dyke, John S. Montrym, Steven E. Molnar
-
Patent number: 7365752Abstract: A video and graphics system has an input for receiving compressed video data and an input for receiving graphics data. The compressed video data may include HDTV video and/or SDTV video, and may be included in compressed data streams such as an MPEG-2 Transport stream. The video and graphics system also includes a video decoder for processing the compressed video data to generate a video for displaying, a display engine for processing the graphics data to generate graphics for displaying, and an overlaying system for compositing the video and the graphics to generate an output video. The display engine includes a memory used during conversion of a graphics format from a first format to a second format to be in a format compatible with a video format The memory may be implemented in a single-port SRAM configured to simulate a dual-port SRAM. The system may be integrated on an integrated circuit chip.Type: GrantFiled: July 29, 2004Date of Patent: April 29, 2008Assignee: Broadcom CorporationInventor: Xiaodong Xie
-
Publication number: 20080049033Abstract: A computer graphics system and method thereof comprise a graphics data computation unit, a memory unit and an arbitrator. The graphics data computation unit is for receiving geometry data and a rendering parameter to generate intermediate data and output pixel data corresponding to the geometry data. The memory unit is for storing the intermediate data and the rendering parameter. The arbitrator is for determining whether the intermediate data stored in the memory unit can replace the currently to-be-computed intermediate data or not.Type: ApplicationFiled: October 30, 2006Publication date: February 28, 2008Inventor: Shu-Kai Yang
-
Publication number: 20070291042Abstract: A display substrate includes an output pads section, a fan-out section, a first power wiring section and a first conductive pattern. The output pads section is electrically connected to a plurality of output terminals of a first driver chip. The fan-out section electrically connects the output pads section to a plurality of source wirings. The first power wiring section is extended along a longitudinal direction of a plurality of gate wirings that cross with source wirings of the display substrate. The first power wiring section propagates at least first and second power-delivering voltages to the driver chip. The first conductive pattern is insulatively overlapped with the first power wiring section in an intermediate area between the output pads sections of an adjacent second driver chip. The first conductive pattern thereby defines a capacitive shunting path for voltage transients or ripples.Type: ApplicationFiled: June 14, 2007Publication date: December 20, 2007Inventors: Yun-Hee KWAK, Jong-Woong Chang, Seung-Hwan Moon
-
Patent number: 7253818Abstract: A method and system is provided for organizing and routing multiple memory requests from a plurality of clients to multiple memories. Requests from a plurality of clients, including a plurality of clients of the same type, such as multiple MPEG decoders, are directed to different memory controllers by a router. The memory controllers order the client requests by requests among similar client types. The memory controllers also order the client requests by different client types. The ordered requests are then delivered to memory. Returned data is sent back to the clients. A method of mapping motion pictures experts group (MPEG) video information for improved efficiency is presented, wherein image information is stored in blocks of memory referred to as tiles. Tiles are mapped in memory so that adjacent tiles only correspond to different banks of memory.Type: GrantFiled: August 7, 2001Date of Patent: August 7, 2007Assignee: ATI Technologies, Inc.Inventors: Chun Wang, Youjing Zhang, Richard K. Sita, Glen T. McDonnell, Babs L. Carter
-
Patent number: 7239324Abstract: Disclosed are methods and systems that allow video applications to merge their outputs for display and to transform the outputs of other applications before display. A graphics arbiter tells applications the estimated time when the next frame will be displayed on a display screen. Applications tailor their output to the estimated display time. When output from a first application is incorporated into a scene produced by a second application, the graphics arbiter “offsets” the estimated display time it gives to the first application in order to compensate for the latency caused by the second application's processing of the first application's output. A set of overlay buffers parallels the traditional buffers used to prepare frames for the display screen. In composing a frame, the screen merges video information from a traditional buffer with that from an overlay buffer, conserving display resources at the final point in the display composition process.Type: GrantFiled: February 15, 2002Date of Patent: July 3, 2007Assignee: Microsoft CorporationInventors: Nicholas P. Wilt, Stephen J. Estrop, Colin D. McCartney
-
Patent number: 7239322Abstract: The present invention includes a multi-thread graphics processing system and method thereof including a reservation station having a plurality of command threads stored therein. The system and method further includes an arbiter operably coupled to the reservation station such that the arbiter retrieves a first command thread of the plurality of command threads stored therein such that the arbiter receives the command thread and thereupon provides the command thread to a command processing engine. The system and method further includes the command processing engine coupled to receive the first command thread from the arbiter such that the command processor may perform at least one processing command from the command thread. Whereupon, a command processing engine provides the first command thread back to the associated reservation station.Type: GrantFiled: September 29, 2003Date of Patent: July 3, 2007Assignee: ATI Technologies IncInventors: Laurent Lefebvre, Andrew Gruber, Stephen Morein
-
Patent number: RE41413Abstract: The present invention relates generally to an optimized memory architecture for computer systems and, more particularly, to integrated circuits that implement a memory subsystem that is comprised of internal memory and control for external memory. The invention includes one or more shared high-bandwidth memory subsystems, each coupled over a plurality of buses to a display subsystem, a central processing unit (CPU) subsystem, input/output (I/O) buses and other controllers. Additional buffers and multiplexers are used for the subsystems to further optimize system performance.Type: GrantFiled: February 10, 2006Date of Patent: July 6, 2010Inventor: Neal Margulis