Error Correction (e.g., Redundancy, Endurance) Patents (Class 365/185.09)
-
Patent number: 11657863Abstract: A test structure for 3D memory arrays and methods of forming the same are disclosed. In an embodiment, a memory array includes a first word line over a semiconductor substrate and extending in a first direction; a second word line over the first word line and extending in the first direction; a memory film contacting the first word line and the second word line; an oxide semiconductor (OS) layer contacting a first source line and a first bit line, the memory film being between the OS layer and each of the first word line and the second word line; and a test structure over the first word line and the second word line, the test structure including a first conductive line electrically coupling the first word line to the second word line, the first conductive line extending in the first direction.Type: GrantFiled: August 9, 2021Date of Patent: May 23, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Han Lin, Sai-Hooi Yeong, Chi On Chui
-
Patent number: 11646070Abstract: Methods, systems, and devices for memory cell sensing using an averaged reference voltage are described. A memory device may generate the averaged reference voltage that is specific to operating conditions or characteristics. The averaged reference voltage thus may track variations in cell use and cell characteristics. The memory device may generate the averaged reference voltage by shorting together reference nodes to determine an average of values associated with the reference nodes. The reference nodes may be associated with a codeword, which may store values corresponding to the reference nodes. The codeword may be balanced or nearly balanced to include equal or nearly equal quantities of different logic values.Type: GrantFiled: October 12, 2021Date of Patent: May 9, 2023Assignee: Micron Technology, Inc.Inventor: Ferdinando Bedeschi
-
Patent number: 11636908Abstract: A memory device to calibrate voltages used to read a group of memory cells. For example, the memory device measures first signal and noise characteristics of a group of memory cells by reading the group of memory cells at first test voltages that are separated from each other by a first voltage interval. An estimate of a read level of the group of memory cells is determined based on the first signal and noise characteristics. The memory device then measures second signal and noise characteristics of the group of memory cells by reading the group of memory cells at second test voltages that are separated from each other by a second voltage interval that is smaller than the first voltage interval. An optimized read voltage for the read level is computed from the second signal and noise characteristics.Type: GrantFiled: September 24, 2021Date of Patent: April 25, 2023Assignee: Micron Technology, Inc.Inventors: Violante Moschiano, Walter Di Francesco, Kishore Kumar Muchherla, Vamsi Pavan Rayaprolu, Jeffrey Scott McNeil, Jr.
-
Patent number: 11637122Abstract: A semiconductor device includes a first gate stack structure and a second gate stack structure, which face each other; channel patterns extending in a first direction to penetrate the first gate stack structure and the second gate stack structure; memory patterns extending along outer walls of the channel patterns; and a source contact structure disposed between the first gate stack structure and the second gate stack structure, wherein the source contact structure includes a vertical part extending in the first direction and horizontal protrusion parts protruding toward a sidewall of the first gate stack structure and a sidewall of the second gate stack structure from both sides of the vertical part.Type: GrantFiled: July 10, 2020Date of Patent: April 25, 2023Assignee: SK hynix Inc.Inventor: Kang Sik Choi
-
Patent number: 11630721Abstract: A memory system includes a controller configured to transfer first data for a program operation, and a memory device configured to perform an error check operation for determining whether second data received from the controller are equal to the first data and the program operation for storing the first data.Type: GrantFiled: May 6, 2020Date of Patent: April 18, 2023Assignee: SK hynix Inc.Inventor: Tae-Hoon Kim
-
Patent number: 11630593Abstract: Reading data stored at a free block of a storage device is read prior to allocating the free block for storage of data. A determination as to whether a number of bit flips of the data stored at the free block is below a threshold is made. The free block is added to a pool of active free blocks to be allocated for the storage of data upon determining that the number of bit flips of the data stored at the free block is below the threshold.Type: GrantFiled: March 12, 2021Date of Patent: April 18, 2023Assignee: Pure Storage, Inc.Inventors: Shuyi Shao, Yuhong Mao, Peter E. Kirkpatrick
-
Patent number: 11626176Abstract: The present embodiments relate to systems and methods for implementing wear leveling in a flash memory device that emulates an EEPROM. The embodiments utilize an index array, which stores an index word for each logical address in the emulated EEPROM. The embodiments comprise a system and method for receiving an erase command and a logical address, the logical address corresponding to a sector of physical words of non-volatile memory cells in an array of non-volatile memory cells, the sector comprising a first physical word, a last physical word, and one or more physical words between the first physical word and the last physical word; when a current word, identified by an index bit, is the last physical word in the sector, erasing the sector; and when the current word is not the last physical word in the sector, changing a next index bit.Type: GrantFiled: January 7, 2022Date of Patent: April 11, 2023Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Guangming Lin, Xiaozhou Qian, Xiao Yan Pi, Vipin Tiwari, Zhenlin Ding
-
Patent number: 11626185Abstract: A method includes replacing an address of a first normal memory cell in a first column of a first memory block with a destination address that is an address of a second normal memory cell in a second column of the first memory block, and reassigning the address of the second normal memory cell in the second column of the first memory block to an address of a first redundancy memory cell in a redundancy block of the memory device.Type: GrantFiled: April 18, 2022Date of Patent: April 11, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung-Ryun Kim, Yoon-Na Oh, Hyung-Jin Kim, Hui-Kap Yang, Jang-Woo Ryu
-
Patent number: 11615029Abstract: Methods, systems, and devices for full multi-plane operation enablement are described. A flash controller can determine that a first plane of a set of planes of a memory die is an invalid plane. The flash controller can issue a single descriptor associated with a multi-plane operation for the set of planes of the memory die. The single descriptor can include a plurality of commands for the multi-plane operation in which the first command of the plurality of commands can be a duplicate of a second command of the plurality of commands based on the first plane being the invalid plane. In some cases, a negative-and (NAND) controller can receive the single descriptor associated with the multi-plane operation for the set of planes of a memory die. The NAND controller can issue a plurality of commands for the multi-plane operation based on receiving the single descriptor.Type: GrantFiled: December 30, 2019Date of Patent: March 28, 2023Assignee: Micron Technology, Inc.Inventors: Jiangang Wu, Qisong Lin, Jung Sheng Hoei, Yunqiu Wan, Ashutosh Malshe, Peng-Cheng Chen
-
Patent number: 11610639Abstract: A reading method for a non-volatile memory device, includes performing a normal read operation using a default read level in response to a first read command; and performing a read operation using a multiple on-chip valley search (OVS) sensing operation in response to a second read command, when read data read in the normal read operation are uncorrectable.Type: GrantFiled: June 2, 2021Date of Patent: March 21, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Eunhyang Park, Jinyoung Kim, Jisang Lee, Sehwan Park, Ilhan Park
-
Patent number: 11605441Abstract: A memory system includes a memory module having a plurality of memory devices therein. A memory controller is configured to transmit commands and addresses to the memory module in synchronization with a clock, input/output data to and from the memory module in synchronization with a data transfer clock, and perform system error correction operations on data read from the memory module. The plurality of memory devices perform on-die error correction operations, which are different from each other according to a physical location of the stored read data.Type: GrantFiled: August 30, 2021Date of Patent: March 14, 2023Inventors: Sunghye Cho, Kiheung Kim, Sungrae Kim, Junhyung Kim, Kijun Lee, Myungkyu Lee, Changyong Lee, Sanguhn Cha
-
Patent number: 11581048Abstract: A method and solid-state storage device are disclosed for validating erasure status of data blocks on a solid-state drive. The method includes assigning each data block of a plurality of data blocks on the solid-state drive, a block identifier and an erasure status, the block identifier being system data, user data, or unmapped data, and the erasure status being erased or not erased.Type: GrantFiled: November 30, 2020Date of Patent: February 14, 2023Assignee: CIGENT TECHNOLOGY, INC.Inventor: Tony Edward Fessel
-
Patent number: 11574700Abstract: A memory device includes a memory cell array including normal memory cells and redundant memory cells; first page buffers connected to the normal memory cells through first bit lines including a first bit line group and a second bit line group and arranged in a first area corresponding to the first bit lines in a line in a first direction; and second page buffers connected to the redundant memory cells through second bit lines including a third bit line group and a fourth bit line group and arranged in a second area corresponding to the second bit lines in a line in the first direction, wherein, when at least one normal memory cell connected to the first bit line group is determined as a defective cell, normal memory cells connected to the first bit line group are replaced with redundant memory cells connected to the third bit line group.Type: GrantFiled: April 30, 2021Date of Patent: February 7, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jooyong Park, Minsu Kim, Daeseok Byeon, Pansuk Kwak
-
Patent number: 11537484Abstract: Disclosed in some examples are methods, systems, devices, memory devices, and machine-readable mediums for using a non-defective portion of a block of memory on which there is a defect on a different portion. Rather than disable the entire block, the system may disable only a portion of the block (e.g., a first deck of the block) and salvage a different portion of the block (e.g., a second deck of the block).Type: GrantFiled: August 6, 2021Date of Patent: December 27, 2022Assignee: Micron Technology, Inc.Inventors: Sri Rama Namala, Lu Tong, Kristopher Kopel, Sheng-Huang Lee, Chang H. Siau
-
Patent number: 11527287Abstract: Systems, methods and apparatus to read target memory cells having an associated reference memory cell configured to be representative of drift or changes in the threshold voltages of the target memory cells. The reference cell is programmed to a predetermined threshold level when the target cells are programmed to store data. In response to a command to read the target memory cells, estimation of a drift of the threshold voltage of the reference is performed in parallel with applying an initial voltage pulse to read the target cells. Based on a result of the drift estimation, voltage pulses used to read the target cells can be modified and/or added to account for the drift estimated using the reference cell.Type: GrantFiled: May 27, 2021Date of Patent: December 13, 2022Assignee: Micron Technology, Inc.Inventors: Karthik Sarpatwari, Nevil N. Gajera, Lingming Yang, John F. Schreck
-
Patent number: 11521703Abstract: Various implementations described herein are related to a method for identifying multi-bank memory architecture having multiple banks including a first bank and a second bank. The method may receive a faulty row address having a faulty bank selection bit, and also, the method may select the first bank or the second bank for row redundancy operations based on the faulty bank selection bit.Type: GrantFiled: March 31, 2021Date of Patent: December 6, 2022Assignee: Arm LimitedInventors: Amandeep Kaur, Andy Wangkun Chen, Penaka Phani Goberu, Khushal Gelda
-
Patent number: 11507294Abstract: A method of managing a storage appliance is provided. The method includes (a) partitioning a cache of the storage appliance at least into multiple regions dedicated to respective storage drives of a plurality of storage drives of the storage appliance; (b) in response to the storage appliance receiving a first storage command directed to a first storage drive, allocating space for fulfillment of the first storage command within the region of cache dedicated to the first storage drive; (c) in response to the storage appliance receiving a second storage command directed to a second storage drive, allocating space for fulfillment of the second storage command within the region of cache dedicated to the second storage drive; and (d) fulfilling, by the storage appliance, the first and second storage commands by moving data to and from their respective allocated space in the cache. An apparatus, system, and computer program product for performing a similar method are also provided.Type: GrantFiled: October 22, 2020Date of Patent: November 22, 2022Assignee: EMC IP Holding Company LLCInventors: Amitai Alkalay, Boris Glimcher
-
Patent number: 11507281Abstract: A solid state drive (SSD) employing a redundant array of independent disks (RAID) scheme includes a flash memory chip, erasable blocks in the flash memory chip, and a flash controller. The erasable blocks are configured to store flash memory pages. The flash controller is operably coupled to the flash memory chip. The flash controller is also configured to organize certain of the flash memory pages into a RAID line group and to write RAID line group membership information to each of the flash memory pages in the RAID line group.Type: GrantFiled: October 5, 2020Date of Patent: November 22, 2022Assignee: Futurewei Technologies, Inc.Inventor: Yiren Huang
-
Patent number: 11495311Abstract: A non-volatile storage apparatus is configured to perform erase verify during an erase process in order to account for differences in erase speed. In order to reduce the time used to perform the erase process (which includes the erase verify), the erase verify operation is skipped for certain memory cells based on a system parameter. For example, when erasing a block of memory cells, a series of erase voltage pulses are applied to the NAND strings in outer sub-blocks and inner sub-blocks of the block. Erase verify is performed between erase voltage pulses for NAND strings in the outer sub-blocks while skipping erase verify for NAND strings in the inner sub-blocks. Performing erase verify between erase voltage pulses for NAND strings in the inner sub-blocks is started at a predetermined number of erase voltage pulses after the NAND strings in the outer sub-blocks successfully erase verify.Type: GrantFiled: June 25, 2021Date of Patent: November 8, 2022Assignee: SanDisk Technologies LLCInventor: Kazuhiko Sanada
-
Patent number: 11488658Abstract: Methods and apparatuses having an improved write assist scheme are presented. An apparatus includes a power supply node configured to provide power from a power supply to one memory cell to store data; a bitline configured to provide write data to the one memory cell in a write operation; and a discharge circuit configured to selectively discharge the power supply node to the bitline, based on the write data. A method to write into a memory cell with a write assist scheme includes providing power from a power supply to one memory cell via a power supply node, to store data; providing write data to the one memory cell via a bitline in a write operation; and discharging, selectively based on the write data, the power supply node to the bitline.Type: GrantFiled: April 29, 2020Date of Patent: November 1, 2022Assignee: QUALCOMM IncorporatedInventors: Chulmin Jung, Bin Liang, Chi-Jui Chen
-
Patent number: 11481272Abstract: The present technology relates to an electronic device. A memory controller controls a memory device such that a life of the memory device is increased. The memory controller that controls the memory device includes a flash translation layer configured to generate a device health descriptor based on device information received from the memory device, and a bad block controller configured to generate a bad block table based on bad block information received from the memory device, and generate recycling information for recycling pages in bad blocks recorded in the bad block table based on the device health descriptor.Type: GrantFiled: July 31, 2020Date of Patent: October 25, 2022Assignee: SK hynix Inc.Inventor: Ki Young Kim
-
Patent number: 11474709Abstract: The subject technology provides for managing a data storage system. A host write command to write host data associated with a logical address to a non-volatile memory is received. A first physical address in the non-volatile memory mapped to the logical address in an address mapping table is determined. An indicator that the first physical address is bad checked. If the first physical address is indicated as bad, a valid count associated with a first set of physical addresses at a current value is maintained. The first set of physical addresses comprises the first physical address. If the first physical address is not indicated as bad, the first physical address is marked as invalid. The valid count associated with the first set of physical addresses is decremented.Type: GrantFiled: January 20, 2021Date of Patent: October 18, 2022Assignee: Western Digital Technologies, Inc.Inventors: Kai-Lung Cheng, Yun-Tzuo Lai, Eugene Lisitsyn, Jerry Lo, Subhash Balakrishna Pillai
-
Patent number: 11475954Abstract: A memory having a plurality of blocks is coupled with control circuits having logic to execute a read setup operation, the read setup operation comprising simultaneously applying a read setup bias to a plurality of memory cells of a selected block of the plurality of blocks. Logic to traverse the blocks in the plurality of blocks can apply the read setup operation to the plurality of blocks. The blocks in the plurality of blocks can include respectively a plurality of sub-blocks, The read setup operation can traverse sub-blocks in a block to simultaneously apply the read setup bias to more than one individual sub-block of the selected block. A block status table can be used to identify stale blocks for the read setup operation. Also, the blocks can be traversed as a background operation independent of read commands addressing the blocks.Type: GrantFiled: January 20, 2021Date of Patent: October 18, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Han-Sung Chen, Chung-Kuang Chen
-
Patent number: 11474722Abstract: Some embodiments include apparatuses and methods using a first memory area and a second memory area included a memory device, and using control circuitry included in the memory device to communicate with a memory controller. The memory controller includes an error correction engine. The control circuitry of the memory device is configured to retrieve the first information from the first memory area and store in the first information after the error correction engine performs an error detection operation on the first information. The control circuitry is configured to retrieve second information from the first memory area and store the second information in the second memory area without an additional error detection operation performed on the second information if a result from the error detection operation performed by the error correction engine on the first information meets a threshold condition.Type: GrantFiled: December 31, 2020Date of Patent: October 18, 2022Assignee: Micron Technology, Inc.Inventor: Carla L. Christensen
-
Patent number: 11437120Abstract: A memory system includes a memory device including a memory cell array including a plurality of memory cell groups, and a controller for selectively activating or inactivating one of the memory cell groups.Type: GrantFiled: May 15, 2020Date of Patent: September 6, 2022Assignee: SK hynix Inc.Inventors: Hyung-Sik Won, Hyungsup Kim
-
Patent number: 11429536Abstract: According to one embodiment, a storage device includes a nonvolatile memory, a sensor measuring temperature, and a controller controlling the nonvolatile memory in accordance with the temperature measured by the sensor. The controller selects a write scheme based on the temperature measured by the sensor at a time of a write process of data with respect to the nonvolatile memory, generates management data including the write scheme with respect to the data, writes the data to the nonvolatile memory in accordance with the write scheme, obtains the write scheme with respect to the data from the management data at a time of a read process of the data, and reads the data from the nonvolatile memory in accordance with the write scheme.Type: GrantFiled: September 11, 2020Date of Patent: August 30, 2022Assignee: Kioxia CorporationInventor: Yasuyuki Ueda
-
Patent number: 11410741Abstract: A memory controller includes a control circuit. The control circuit configures a plurality of physical blocks in a flash memory into a group. The control circuit allocates the plurality of physical blocks constituting the group to a data block and a redundant block. The control circuit writes data required to be saved into the data block. The control circuit writes redundant data based on the data required to be saved into the redundant block belonging to the same group as the data block. When all the data required to be saved are successfully written into the data block, the control circuit releases from the group at least one redundant block belonging to the same group as the data block.Type: GrantFiled: January 29, 2021Date of Patent: August 9, 2022Assignee: TDK CORPORATIONInventor: Kenichi Takubo
-
Patent number: 11402995Abstract: A key-value storage architecture with data compression is shown. A computing unit is configured to estimate the average compression rate factor of a non-volatile memory. The computing unit is further configured to estimate storage space consumption of the non-volatile memory based on the average compression rate factor, and programming of the non-volatile memory is prohibited if to the storage space consumption exceeds a predefined threshold. The average compression rate factor is dynamically updated, and is a weighted result of compression rate factors of several storage units of the non-volatile memory.Type: GrantFiled: February 1, 2021Date of Patent: August 2, 2022Assignee: SHANNON SYSTEMS LTD.Inventors: Chao Chen, Ningzhong Miao
-
Patent number: 11393532Abstract: First and second memory arrays have common word lines driven by a row decoder in response to a row address. A first word line encoder associated with the first memory array encodes signals on the word lines to generate a first encoded value, and a second word line encoder associated with the second memory array encodes signals on the word lines to generate a second encoded value. Comparison circuitry compares the first encoded value to a first expected value (e.g., a first portion of the row address) and compares the second encoded value to a second expected value (e.g., a second portion of the row address). An error flag is asserted to indicate presence of a word line fault based upon a lack of match between the first encoded value and the first expected value and/or a lack of match between the second encoded value and the second expected value.Type: GrantFiled: April 13, 2020Date of Patent: July 19, 2022Assignee: STMicroelectronics International N.V.Inventors: Tanmoy Roy, Tanuj Kumar, Shishir Kumar
-
Flash memory controller and method capable of efficiently reporting debug information to host device
Patent number: 11372589Abstract: A method used in a flash memory controller includes: using a watchdog timer to automatically count a number and to generate a reset trigger signal to a processor if the number counted by the watchdog timer is higher than a threshold; after receiving the reset trigger signal from the watchdog timer, using the processor to copy registry information from at least one of processor, flash memory interface controller, and protocol controller, and then to control the memory controller to write the copied registry information into the dynamic random access memory device without rebooting a system of the flash memory controller.Type: GrantFiled: November 19, 2020Date of Patent: June 28, 2022Assignee: Silicon Motion, Inc.Inventors: Kuan-Hui Li, Shang-Ta Yang -
Patent number: 11367492Abstract: An electronic device is provided. A page buffer includes at least one data latch, a sensing latch, and a bit line voltage controller. At least one data latch stores a program verification result of a previous program loop among a plurality of program loops and program data to be stored in a memory cell. The sensing latch stores a program verification result of a current program loop among the plurality of program loops. The bit line voltage controller updates the program verification result of the previous program loop which is stored in the at least one data latch to the sensing latch during a program operation of a next program loop of the current program loop among the plurality of program loops.Type: GrantFiled: January 21, 2021Date of Patent: June 21, 2022Assignee: SK hynix Inc.Inventor: Hyung Jin Choi
-
Patent number: 11367495Abstract: Memory devices are disclosed. A memory device may include a memory array including a number of column planes and at least one circuit coupled to the memory array. The at least one circuit may generate test result data for a column address for each column plane of the number of column planes. The at least one circuit may further convert the test result data to a first result responsive to two or more of the column planes failing the test. The at least one circuit may also convert the test result data to a second result responsive to no column planes failing the test. Further, the at least one circuit may convert the test result data to a third result responsive to one column plane failing the test. The third result may identify the one column plane. Methods of testing a memory device, and electronic systems are also disclosed.Type: GrantFiled: February 5, 2020Date of Patent: June 21, 2022Assignee: Micron Technology, Inc.Inventors: Ahmad Zainal Amrie Bin Shaari, Hideyuki Ichida
-
Patent number: 11360144Abstract: The present invention is notably directed to methods for estimating a degradation of an electronically controlled electro-mechanical switch. The methods comprise determining a change of state of the contactor. They also comprise, computing, for each determined change of state, a wear increment WI of the contactor by: identifying a wear coefficient using a mapping between a last measured current through the contactor and a current range associated with a given wear coefficient; computing the actual wear WN of the contactor by adding the computed wear increment WI to a former known wear WI?1 of the contactor.Type: GrantFiled: September 27, 2019Date of Patent: June 14, 2022Assignee: Saft America, Inc.Inventors: Ali Zenati, Christopher Thorpe, Theodore Brown
-
Patent number: 11361837Abstract: Various embodiments enable age tracking of one or more physical memory locations (e.g., physical blocks) of a memory die, which can be from part of a memory device. In particular, various embodiments provide age tracking of one or more physical memory locations of a memory die (e.g., memory integrated circuit (IC)) using one or more aging bins on the memory die, where each aging bin is associated with a different set of physical memory locations of the memory die. By use of an aging bin for a set of physical memory locations, various embodiments can enable a processing device that interacts with a memory die, after the memory die has been subjected to one or more reflow soldering processes, to determine how much the set of physical memory locations have aged after the one or more reflow soldering processes.Type: GrantFiled: December 9, 2020Date of Patent: June 14, 2022Assignee: Micron Technology, Inc.Inventor: Falgun G. Trivedi
-
Patent number: 11335431Abstract: A method includes replacing an address of a first normal memory cell in a first column of a first memory block with a destination address that is an address of a second normal memory cell in a second column of the first memory block, and reassigning the address of the second normal memory cell in the second column of the first memory block to an address of a first redundancy memory cell in a redundancy block of the memory device.Type: GrantFiled: March 29, 2021Date of Patent: May 17, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung-Ryun Kim, Yoon-Na Oh, Hyung-Jin Kim, Hui-Kap Yang, Jang-Woo Ryu
-
Patent number: 11327897Abstract: The present technology relates to an electronic device. A memory controller instructs to perform a dummy read operation on a shared block after an operation is performed on a target block. The memory controller that controls a memory device including a plurality of memory blocks may include a flash translation layer that translates a logical block address received from a host into a physical block address and generates translation information on the translated physical block address and a dummy read controller configured to output, to the memory device, a dummy read command to perform a dummy read operation on a sharing block selected together with a target block after an operation corresponding to a request received from the host is performed on the target block among the plurality of memory blocks, based on the received request and the translation information.Type: GrantFiled: July 9, 2020Date of Patent: May 10, 2022Assignee: SK hynix Inc.Inventors: Kyung Sub Park, Chi Wook An
-
Patent number: 11309052Abstract: A system includes a memory device having a plurality of groups of memory cells and a processing device communicatively coupled to the memory device. The processing device is be configured to read a first group of memory cells of the plurality to determine a calibrated read voltage associated with the group of memory cells. The processing device is further configured to determine, using the calibrated read voltage associated with the first group of memory cells, a bit error rate (BER) of a second group of memory cells of the plurality. Prior to causing the memory device to perform a copyback operation on the plurality of groups of memory cells, the processing device is further configured to determine whether to perform a subsequent read voltage calibration on at least the second group of the plurality based, at least partially, on a comparison between the determined BER and a threshold BER.Type: GrantFiled: August 25, 2020Date of Patent: April 19, 2022Assignee: Micron Technology, Inc.Inventors: Kishore K. Muchherla, Niccolo' Righetti, Jeffrey S. McNeil, Jr., Akira Goda, Todd A. Marquart, Mark A. Helm, Gil Golov, Jeremy Binfet, Carmine Miccoli, Giuseppina Puzzilli
-
Patent number: 11301143Abstract: A processing device in a memory system determines sensitivity value of a memory page in the memory system. The processing device assigns the memory page to a sensitivity tier of a plurality of sensitivity tiers based on a corresponding sensitivity value, wherein each sensitivity tier has a corresponding range of sensitivity values. The processing device further determines a targeted scan interval for each sensitivity tier of the plurality of sensitivity tiers and scans a subset of a plurality of memory pages in the memory component, wherein the subset comprises a number of memory pages from each sensitivity tier determined according to the corresponding targeted scan interval of each sensitivity tier.Type: GrantFiled: June 5, 2019Date of Patent: April 12, 2022Assignee: Micron Technology, Inc.Inventors: Kishore Kumar Muchherla, Gary F. Besinga, Cory M. Steinmetz, Pushpa Seetamraju, Jiangang Wu, Sampath K. Ratnam, Peter Feeley
-
Patent number: 11294588Abstract: Placing data within a storage device, including: receiving, by a storage device, information describing an expected longevity of data stored on the storage device; determining, by the storage device, a location for storing the data in dependence upon the expected longevity of the data; adjusting a garbage collection schedule in dependence upon data placement; and providing, to a storage array controller, garbage collection statistics.Type: GrantFiled: February 4, 2019Date of Patent: April 5, 2022Assignee: Pure Storage, Inc.Inventors: Ethan Miller, John Colgrove
-
Patent number: 11227652Abstract: Provided herein is a memory device and a method of operating the same. The memory device may include a CAM block configured to store CAM data required for various operations, a page buffer group configured to store the CAM data read from the CAM block through a CAM read operation, an extra register configured to store extra data generated by performing an operation on the CAM data, an operation logic configured to perform an operation of checking a defect in the extra register, registers configured to sequentially store operation data generated through the defect check operation, a fixed register configured to store fixed data obtained through an operation performed to check an error in the CAM data, and core circuits configured to perform the CAM read operation and transmit the operation data and the CAM data to the extra register, the registers, and the fixed register.Type: GrantFiled: August 19, 2020Date of Patent: January 18, 2022Assignee: SK hynix Inc.Inventors: Sun Hak Kim, Yong Hwan Hong, Byung Ryul Kim, Jae Young Lee
-
Patent number: 11227056Abstract: Disclosed are devices, systems, apparatus, methods, products, and other implementations, including a method that includes determining whether an operation to access a memory location containing executable code comprises a general-purpose memory access operation, and changing content of the memory location in response to a determination that the operation to access the memory location containing the executable code comprises the general-purpose memory access operation to the memory location.Type: GrantFiled: August 4, 2016Date of Patent: January 18, 2022Assignee: The Trustees of Columbia University in the City of New YorkInventors: Adrian Tang, Salvatore Stolfo, Lakshminarasimhan Sethumadhavan
-
Patent number: 11221794Abstract: Methods, systems and computer program products for providing access to a spare memory array element (“MAE”) are provided. Aspects include storing a row number a column number associated with a defective MAE of a plurality of MAEs. The plurality of MAEs are logically arranged in a plurality of rows and a plurality of columns. Aspects also include receiving a command to access a cache line. The cache line corresponds to a selected row of MAEs of the plurality of MAEs. Responsive to determining that the selected row matches the row number that is associated with the defective MAE, aspects include activating one or more column shifters to prevent access to the defective MAE and provide access to a spare MAE when accessing the cache line. The activation of the one of more column shifters is based on the column number that is associated with the defective MAE.Type: GrantFiled: February 20, 2019Date of Patent: January 11, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tim Bronson, Hieu T. Huynh, Kenneth Klapproth
-
Patent number: 11217318Abstract: A method of programming a non-volatile memory includes executing at least two program loops on memory cells in a selected word line, generating a fail bit trend based on a result of executing each of the at least two program loops, predicting a plurality of program loops comprising an N program loop to be executed last on the memory cells, based on the generated fail bit trend, and changing, based on a result of predicting the plurality of program loops, a level of an N program voltage provided to the memory cells when the N program loop is executed.Type: GrantFiled: January 13, 2017Date of Patent: January 4, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Min Choi, Bong-Yong Lee, Dong-Chan Kim, Su-Jin Ahn
-
Patent number: 11204827Abstract: Provided are a computer program product, system, and method for using a machine learning module to determine when to perform error checking of a storage unit. Input on attributes of at least one storage device comprising the storage unit are provided to a machine learning module to produce an output value. An error check frequency is determined from the output value. A determination is made as to whether the error check frequency indicates to perform an error checking operation with respect to the storage unit. The error checking operation is performed in response to determining that the error checking frequency indicates to perform the error checking operation.Type: GrantFiled: January 19, 2021Date of Patent: December 21, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Matthew G. Borlick, Karl A. Nielsen, Clint A. Hardy, Lokesh M. Gupta
-
Patent number: 11195586Abstract: A memory device and a method of operating the memory device are provided. The memory device includes a memory cell array including memory cells that are programmed into a plurality of program states, a peripheral circuit configured to perform a read operation on the memory cell array, and control logic configured to control the peripheral circuit to perform the read operation and to control the peripheral circuit to perform a masking process on first memory cells having a threshold voltage level higher than a first read level and second memory cells having a threshold voltage level lower than a second read level among the memory cells during the read operation.Type: GrantFiled: May 22, 2020Date of Patent: December 7, 2021Assignee: SK hynix Inc.Inventors: Jong Woo Kim, Chi Wook An, Un Sang Lee, Hwang Huh
-
Patent number: 11194523Abstract: A data storage device includes a non-volatile memory and a controller coupled to the non-volatile memory. The controller is operable to measure a first threshold voltage (VT) of a memory cell under a first parameter at a read temperature and measure a second VT of the memory cell under a second parameter at the read temperature in which the first parameter is different from the second parameter. A VT correction term for the memory cell is determined based upon the first VT measurement and the second VT measurement. A read VT of the memory cell is adjusted by using the VT correction term.Type: GrantFiled: January 24, 2020Date of Patent: December 7, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Stella Achtenberg, Eran Sharon, David Rozman, Alon Eyal, Idan Alrod, Dana Lee
-
Patent number: 11189354Abstract: A nonvolatile memory device capable of minimizing monitoring overhead associated with read disturb is provided. The nonvolatile memory device includes a memory cell array which includes a first cell string comprising a plurality of memory cells connected in series, wherein the plurality of memory cells includes a first monitoring cell, a first memory cell, and a second memory cell, and a row decoder which provides a first read voltage to the first memory cell and a first monitoring voltage to the first monitoring cell when reading the first memory cell among the memory cells and provides the first read voltage to the second memory cell and a second monitoring voltage different from the first monitoring voltage to the first monitoring cell when reading the second memory cell.Type: GrantFiled: March 23, 2020Date of Patent: November 30, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kwang Woo Lee, Chan Ha Kim, Hee Won Lee
-
Patent number: 11183262Abstract: A data verifying method, a chip, and a verifying apparatus are provided. In the method, an encoder is provided for at least one processing circuit of a chip. One or more transmitting data of a to-be-test circuit of the processing circuit is encoded through the encoder to generate one or more parity data. The transmitting data is a computing result generated by the to-be-test circuit. The parity data is transmitted without the transmitting data. The parity data is used for data verification of the transmitting data.Type: GrantFiled: April 17, 2020Date of Patent: November 23, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mao-Ruei Li, Fan-Ming Kuo, Wei-Li Chen
-
Patent number: 11182087Abstract: A memory device protection manager determines an estimated remaining life of a physical memory device. By comparing the estimated remaining life of the physical memory device to a threshold value, the memory device protection manager determines whether a drive protection condition has been triggered. When the drive protection condition is triggered, the memory device protection manager modifies a write performance for subsequent data units to a modified write performance rate. The modified write performance rate is an upper limit on the write performance for the subsequent data units.Type: GrantFiled: October 24, 2019Date of Patent: November 23, 2021Assignee: MICRON TECHNOLOGY, INC.Inventors: Suresh Rajgopal, Zhi Kai Feng, Yue Wei
-
Patent number: 11170859Abstract: A memory device, including a plurality of planes, includes a mode setting component to set an operation mode of the memory device as a verify pass mode to allow a verify operation, performed in the plurality of planes, to forcibly pass; and a verify signal generator for outputting a verify pass signal signaling that the verify operation has passed for each of the plurality of planes.Type: GrantFiled: February 20, 2020Date of Patent: November 9, 2021Assignee: SK hynix Inc.Inventors: Tai Kyu Kang, Chul Woo Yang