Substrate Bias Patents (Class 365/185.27)
-
Patent number: 8848456Abstract: Provided is an erasing method of a nonvolatile memory device. The erasing method applies a word line erase voltage to a plurality of word lines connected to the memory cells respectively, applies a specific voltage to a ground selection line connected to the ground selection transistor, applies an erase voltage to a substrate in which the memory string formed during the step applying the specific voltage to the ground selection line, and floats the ground selection line in response to a voltage change of the substrate.Type: GrantFiled: August 15, 2013Date of Patent: September 30, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jinman Han, Doogon Kim
-
Patent number: 8848452Abstract: Embodiments described herein generally relate to verifying that a FLASH memory has been erased. In an embodiment, a method of erase verifying a memory column of a FLASH memory includes applying a pass gate voltage to even numbered memory transistors while applying an erase verify voltage to the odd numbered memory transistors. Applying a string current to the memory column allows a probe to determine if the string current is successfully traversing the memory column, and thus verifying that the odd numbered memory transistors were erased. The even numbered memory transistors are verified in the following cycle.Type: GrantFiled: April 4, 2013Date of Patent: September 30, 2014Assignee: Spansion LLCInventor: Sameer Haddad
-
Patent number: 8839073Abstract: An SSD controller maintains a zero count and a one count, and/or in some embodiments a zero/one disparity count, for each read unit read from an SLC NVM (or the lower pages of an MLC). In an event that the read unit is uncorrectable in part due to a shift in the threshold voltage distributions away from their nominal distributions, the maintained counts enable a determination of a direction and/or a magnitude to adjust a read threshold to track the threshold voltage shift and restore the read data zero/one balance. In various embodiments, the adjusted read threshold is determined in a variety of described ways (counts, percentages) that are based on a number of described factors (determined threshold voltage distributions, known stored values, past NVM operating events). Extensions of the forgoing techniques are described for MLC memories.Type: GrantFiled: May 4, 2012Date of Patent: September 16, 2014Assignee: LSI CorporationInventor: Earl T Cohen
-
Patent number: 8837227Abstract: A non-volatile semiconductor device and a method for operating the same are disclosed, where the non-volatile semiconductor device includes a gate dielectric layer, a p-type floating gate, a coupling gate, a first p-type source/drain, a second p-type source/drain, a first contact plug and a second contact plug. The gate dielectric layer is formed on a n-type semiconductor substrate. The p-type floating gate is formed on the gate dielectric layer. The first p-type source/drain and the second p-type source/drain are formed in the n-type semiconductor substrate. The first and second contact plugs are formed on the first and second p-type source/drains respectively. The coupling gate consists essentially of a capacitor dielectric layer and a third contact plug, where the capacitor dielectric layer is formed on the p-type floating gate, and the third contact plug is formed on the capacitor dielectric layer.Type: GrantFiled: April 3, 2012Date of Patent: September 16, 2014Assignee: National Tsing Hua UniversityInventors: Chrong-Jung Lin, Ya-Chin King
-
Patent number: 8824210Abstract: The disclosure relates to a hot electron injection MOS transistor, comprising source and drain regions formed in a semiconductor substrate, a control gate, and a floating gate comprising electrically conductive nanoparticles. The control gate comprises a first portion arranged at a first distance from the substrate, a second portion arranged at a second distance less than the first distance from the substrate, and an intermediary portion linking the first and the second portions.Type: GrantFiled: April 4, 2012Date of Patent: September 2, 2014Assignee: STMicroelectronics (Rousset) SASInventor: Francesco La Rosa
-
Patent number: 8817538Abstract: A control circuit is configured to set a drain-side select transistor and a source-side select transistor connected to a selected memory string to non-conductive states. The control circuit is configured to apply a first voltage to a non-selected word line connected to a gate of a non-selected memory cell in the selected memory string. The control circuit is configured to apply a second voltage to a selected word line connected to a gate of a selected memory cell in the selected memory string. The second voltage is smaller than the first voltage in an erasing operation.Type: GrantFiled: June 11, 2012Date of Patent: August 26, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kiyotaro Itagaki, Kunihiro Yamada, Yoshihisa Iwata
-
Publication number: 20140226415Abstract: Non-volatile memory and methods of operating non-volatile memory reduce breakdown and leakage associated with bit line (BL) switch transistors. The BL switch transistors for a memory array are formed in a well that is electrically isolated from a well associated with the memory array. The well of the BL switch transistors may be biased independently of the memory array well. A negative voltage is applied to the BL switch transistor well during programming and reading that creates a negative body bias that may reduce field punch-through leakage of the BL switch transistors. A positive voltage is applied to the BL switch transistor well during erasing that may reduce junction breakdown of the BL switch transistors.Type: ApplicationFiled: February 7, 2014Publication date: August 14, 2014Applicant: SanDisk Technologies Inc.Inventors: Fumiaki Toyama, Masaaki Higashitani
-
Patent number: 8787082Abstract: A semiconductor memory device includes a substantially planar substrate; a memory string vertical to the substrate, the memory string comprising a plurality of storage cells; and a plurality of elongated word lines, each word line including a first portion substantially parallel to the substrate and connected to the memory string and a second portion substantially inclined relative to the substrate and extending above the substrate, wherein a first group of the plurality of word lines are electrically connected to first conductive lines disposed at a first side of the memory string, and a second group of the plurality of word lines are electrically connected to second conductive lines disposed at a second side of the memory string.Type: GrantFiled: August 24, 2012Date of Patent: July 22, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byoungkeun Son, Hansoo Kim, Youngsoo An, Mingu Kim, Jinho Kim, Jaehyoung Choi, Sukhun Choi, Jae-Joo Shim, Wonseok Cho, Sunil Shim, Ju-Young Lim
-
Patent number: 8767458Abstract: Multi-port semiconductor memory cells including a common floating body region configured to be charged to a level indicative of a memory state of the memory cell. The multi-port semiconductor memory cells include a plurality of gates and conductive regions interfacing with said floating body region. Arrays of memory cells and method of operating said memory arrays are disclosed for making a memory device.Type: GrantFiled: October 6, 2013Date of Patent: July 1, 2014Assignee: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Patent number: 8760927Abstract: A complementary metal-oxide-semiconductor (CMOS) static random access memory (SRAM) with no well contacts within the memory array. Modern sub-micron CMOS structures have been observed to have reduced vulnerability to latchup. Chip area is reduced by providing no well contacts within the array. Wells of either or both conductivity types may electrically float during operation of the memory. In other implementations, extensions of the array wells into peripheral circuitry may be provided, with well contacts provided in those extended portions.Type: GrantFiled: July 25, 2012Date of Patent: June 24, 2014Assignee: Texas Instruments IncorporatedInventor: Xiaowei Deng
-
Patent number: 8760917Abstract: A non-volatile memory cell with high bit density is disclosed. Embodiments include: providing a transistor having a wordline gate structure over a substrate, first and second floating gate structures proximate opposite sides of the wordline gate structure, and first and second diffusion regions in the substrate, wherein the wordline gate structure, the first floating gate structure, and the second floating gate structure are laterally between the first and second diffusion regions; and providing a capacitor having first, second, and third control gate structures over the substrate, a third floating gate structure between the first and second control gate structures, a fourth floating gate structure between the second and third control gate structures, and third and fourth diffusion regions in the substrate, wherein the first, second, and third control gate structures are laterally between the third and fourth diffusion regions.Type: GrantFiled: July 24, 2012Date of Patent: June 24, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventor: Igor Lusetsky
-
Patent number: 8760928Abstract: A charge storage memory is configured in a NAND array, and includes NAND strings coupled to bit lines via string select switches and includes word lines. A controller is configured to produce a bias for performing an operation on a selected cell of the NAND array. The bias includes charging the bit line while the string select switches are closed, such as to not introduce noise into the strings caused by such bit line charging. The semiconductor body regions in memory cells that are on both sides of the memory cells in the NAND strings that are coupled to a selected word line are coupled to reference voltages such that they are pre-charged while the word lines of the strings in the array are transitioned to various voltages during the operation.Type: GrantFiled: December 11, 2012Date of Patent: June 24, 2014Assignee: Macronix International Co. Ltd.Inventors: Ti-Wen Chen, Hang-Ting Lue, Shuo-Nan Hung, Shih-Lin Huang, Chih-Chang Hsieh, Kuo-Pin Chang
-
Publication number: 20140169103Abstract: Methods of programming and forming memory devices. Methods of programming include biasing a control gate of a selected memory cell of the memory device to a first voltage, the control gate being over a first conductive region having a first conductivity type and the first conductive region being over a second conductive region having a second conductivity type different than the first conductivity type; biasing the second conductive region to a second voltage to forward bias the junction from the second conductive region to the first conductive region; and injecting electrons into a charge-storage node of the selected memory cell from the second conductive region. The first conductive region and the second conductive region are contained within a dielectric isolation structure in which at least the selected memory cell is contained.Type: ApplicationFiled: February 12, 2014Publication date: June 19, 2014Applicant: Micron Technology, Inc.Inventors: Badih EL-KAREH, Leonard FORBES
-
Patent number: 8743611Abstract: A first capacitor includes a plurality of first conductive layers and second conductive layers. The first conductive layers function as a first electrode of the first capacitor, the second conductive layers function as a second electrode of the first capacitor. The first conductive layers and the second conductive layers are arranged alternately in the direction substantially perpendicular to a semiconductor substrate. A control circuit is configured to control a voltage applied to each of first conductive layers and the second conductive layers according to voltages of gates of a plurality of memory transistors, thereby changing a capacitance of the first capacitor.Type: GrantFiled: August 31, 2012Date of Patent: June 3, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Hioka
-
Patent number: 8724398Abstract: A non-volatile semiconductor device and a method for operating the same are disclosed, where the non-volatile semiconductor device includes a gate dielectric layer, a n-type floating gate, a coupling gate, a first n-type source/drain, a second n-type source/drain, a first contact plug and a second contact plug. The gate dielectric layer is formed on a p-type semiconductor substrate. The n-type floating gate is formed on the gate dielectric layer. The first n-type source/drain and the second n-type source/drain are formed in the p-type semiconductor substrate. The first and second contact plugs are formed on the first and second n-type source/drains respectively. The coupling gate consists essentially of a capacitor dielectric layer and a third contact plug, where the capacitor dielectric layer is formed on the n-type floating gate, and the third contact plug is formed on the capacitor dielectric layer.Type: GrantFiled: April 3, 2012Date of Patent: May 13, 2014Assignee: National Tsing Hua UniversityInventors: Chrong-Jung Lin, Ya-Chin King
-
Patent number: 8705290Abstract: Some embodiments include methods and devices having a module and memory cells. The module is configured to reduce the amount of electrons in the sources and drains of the memory cells during a programming operation.Type: GrantFiled: September 15, 2012Date of Patent: April 22, 2014Assignee: Micron Technology, Inc.Inventors: Prashant S. Damle, Krishna K. Parat, Alessandro Torsi, Carlo Musilli, Kalpana Vakati, Akira Goda
-
Patent number: 8699274Abstract: Integrated circuit flash memory devices, such as NAND flash memory devices, include an array of regular flash memory cells, an array of dummy flash memory cells and an erase controller. The erase controller is configured to concurrently apply a different predetermined bias voltage to the dummy flash memory cells than to the regular flash memory cells during an erase operation of the integrated circuit flash memory device. Related methods are also described.Type: GrantFiled: November 19, 2012Date of Patent: April 15, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Lee, Jung-Dal Choi, Byeong-In Choe
-
Patent number: 8699270Abstract: A voltage driving circuit comprises a current bias generating unit and a voltage driving unit. The current bias generating unit is configured to receive a mode signal and to generate a mode selection current in response to the mode signal. The voltage driving unit is coupled to the current bias generating unit, and is configured to receive the mode selection current and to drive an output voltage at a slew rate that is set according to the mode selection current. The voltage driving unit can include a plurality of stages, where each stage is configured to drive the output voltage at a respective different slew rate according to the mode signal.Type: GrantFiled: July 29, 2013Date of Patent: April 15, 2014Assignee: Macronix International Co., Ltd.Inventor: Ju-An Chiang
-
Patent number: 8693248Abstract: Provided are methods of programming a nonvolatile data storage device including memory blocks sharing a block word line. The methods may include selecting the memory blocks, and the selected memory blocks may include a first memory block that is to be programmed and a second memory block that is to be program-inhibited. The methods may also include applying a program voltage to a selected word line of the first memory block. The methods may further include applying a bipolar prohibition voltage to word lines of the second memory block.Type: GrantFiled: December 30, 2010Date of Patent: April 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Ohsuk Kwon
-
Patent number: 8665652Abstract: A method for erasing a memory array is provided. The memory array comprises a plurality of memory cell strings, and each of the memory cell strings comprises a plurality of memory cells connected to a plurality of word lines. The method for erasing the memory array includes the following steps. A first voltage is applied to a substrate of the memory array. A second voltage is applied to a word line of a selected memory cell, and a plurality of passing voltages are applied to other word lines. And, a third voltage and a fourth voltage are respectively applied to a first source/drain region and a second source/drain region of the selected memory cell, so that a band to band (BTB) hot hole injecting method is induced to erase the specific memory cell, wherein the third voltage is not equal to the fourth voltage.Type: GrantFiled: June 24, 2011Date of Patent: March 4, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Jyun-Siang Huang, Wen-Jer Tsai, Ping-Hung Tsai
-
Patent number: 8654587Abstract: Non-volatile memory device channel boosting methods in which at least two strings are connected to one bit line, the channel boosting methods including applying an initial channel voltage to channels of strings in a selected memory block, floating inhibit strings each having an un-programmed cell among the strings, and boosting channels of the floated inhibit strings.Type: GrantFiled: June 18, 2013Date of Patent: February 18, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: ChiWeon Yoon, Donghyuk Chae, Sang-Wan Nam, Sung-Won Yun
-
Patent number: 8654592Abstract: Memory devices and methods of programming and forming the same are disclosed. In one embodiment, a memory device has memory cells contained within dielectric isolation structures to isolate them from at least those memory cells in communication with other bit lines, such as to facilitate forward-bias write operations. The dielectric isolation structures contain an upper well having a first conductivity type and a buried well having a second conductivity type. By forward biasing the junction from the buried well to the upper well, electrons can be injected into charge-storage nodes of memory cells that are contained within the dielectric isolation structures.Type: GrantFiled: June 12, 2007Date of Patent: February 18, 2014Assignee: Micron Technology, Inc.Inventors: Badih El-Kareh, Leonard Forbes
-
Publication number: 20140029354Abstract: A non-volatile memory cell with high bit density is disclosed. Embodiments include: providing a transistor having a wordline gate structure over a substrate, first and second floating gate structures proximate opposite sides of the wordline gate structure, and first and second diffusion regions in the substrate, wherein the wordline gate structure, the first floating gate structure, and the second floating gate structure are laterally between the first and second diffusion regions; and providing a capacitor having first, second, and third control gate structures over the substrate, a third floating gate structure between the first and second control gate structures, a fourth floating gate structure between the second and third control gate structures, and third and fourth diffusion regions in the substrate, wherein the first, second, and third control gate structures are laterally between the third and fourth diffusion regions.Type: ApplicationFiled: July 24, 2012Publication date: January 30, 2014Applicant: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventor: Igor Lusetsky
-
Patent number: 8638611Abstract: Integrated circuit memory devices include a plurality of vertically-stacked strings of nonvolatile memory cells having respective vertically-arranged channel regions therein electrically coupled to an underlying substrate. A control circuit is provided, which is configured to drive the vertical channel regions with an erase voltage that is ramped from a first voltage level to a higher second voltage level during an erase time interval. This ramping of the erase voltage promotes time efficient erasure of vertically stacked nonvolatile memory cells with reduced susceptibility to inadvertent programming of ground and string selection transistors (GST, SST).Type: GrantFiled: January 3, 2012Date of Patent: January 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jaesung Sim, Jungdal Choi
-
Patent number: 8638606Abstract: A programming technique which reduces program disturb in a non-volatile storage system is disclosed. A positive voltage may be applied to a substrate (e.g., p-well) during programming. Biasing the substrate may improve boosting of channels of unselected NAND strings, which may reduce program disturb. The substrate may be charged up during the programming operation, and discharged after programming. Therefore, for operations such as verify and read, the substrate may be grounded. In one embodiment, the substrate is charged just prior to applying a program pulse, then discharged prior to a program verify operation. In one embodiment, the substrate is charged while unselected word lines are ramped up to a pass voltage. The substrate bias may depend on program voltage, temperature, and/or hot count.Type: GrantFiled: September 16, 2011Date of Patent: January 28, 2014Assignee: SanDisk Technologies Inc.Inventors: Dengtao Zhao, Guirong Liang, Deepanshu Dutta
-
Patent number: 8634252Abstract: Memory devices are disclosed, such as those that include a semiconductor-on-insulator (SOI) NAND memory array having a boosting plate. The boosting plate may be disposed in an insulator layer of the SOI substrate such that the boosting plate exerts a capacitive coupling effect on a p-well of the memory array. Such a boosting plate may be used to boost the p-well during program and erase operations of the memory array. During a read operation, the boosting plate may be grounded to minimize interaction with p-well. Systems including the memory array and methods of operating the memory array are also disclosed.Type: GrantFiled: January 16, 2012Date of Patent: January 21, 2014Assignee: Micron Technology, Inc.Inventor: Akira Goda
-
Patent number: 8625349Abstract: A memory includes a first word line which is connected to a control gate electrode of a first memory cell, a second word line which is connected to a control gate electrode of a second memory cell, a potential transfer line which is connected to both of the first and second word lines, a first N-channel MOS transistor which is connected between the first word line and the potential transfer line, and a second N-channel MOS transistor which is connected between the second word line and the potential transfer line. A control circuit supplies a first potential with a plus value to a semiconductor substrate, and supplies a second potential with the plus value lower than the first potential to the potential transfer line, to turn the first N-channel MOS transistor on, and to turn the second N-channel MOS transistor off, in erasing data of the first memory cell.Type: GrantFiled: November 13, 2009Date of Patent: January 7, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Kenji Gomikawa, Mitsuhiro Noguchi, Kikuko Sugimae, Masato Endo, Takuya Futatsuyama, Koji Kato, Kanae Uchida
-
Patent number: 8619469Abstract: An embodiment of a non-volatile memory device integrated in a chip of semiconductor material is proposed. The memory device includes a plurality of memory cells. Each memory cell includes a first well and a second well of first type of conductivity that are formed in an insulating region of a second type of conductivity. The memory cell further includes a first, a second, a third and a fourth region of the second type of conductivity that are formed in the first well; these regions define a sequence of a first selection transistor of MOS type, a storage transistor of floating gate MOS type, and a second selection transistor of MOS type that are coupled in series. The first region is short-circuited to the first well. Moreover, the memory device includes a first gate of the first selection transistor, a second gate of the second selection transistor, and a floating gate of the storage transistor.Type: GrantFiled: December 15, 2010Date of Patent: December 31, 2013Assignee: STMicroelectronics S.r.l.Inventors: Marco Pasotti, Marcella Carissimi, Davide Lena
-
Patent number: 8611148Abstract: In a programming operation, selected storage elements on a selected word line are programmed while unselected storage elements on the selected word line are inhibited from programming by channel boosting. To provide a sufficient but not excessive level of boosting, the amount of boosting can be set based on a data state of the unselected storage element. A greater amount of boosting can be provided for a lower data state which represents a lower threshold voltage and hence is more vulnerable to program disturb. A common boosting scheme can be used for groups of multiple data states. The amount of boosting can be set by adjusting the timing and magnitude of voltages used for a channel pre-charge operation and for pass voltages which are applied to word lines. In one approach, stepped pass voltages on unselected word lines can be used to adjust boosting for channels with selected data states.Type: GrantFiled: March 23, 2012Date of Patent: December 17, 2013Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Jeffrey W Lutze, Grishma Shah
-
Patent number: 8599618Abstract: A circuit is configured to supply a first gate voltage (PG1) at a first voltage bias (VP1) to a source of a first transistor providing an output (WLS), providing the first voltage bias (VP1) to a second transistor and supplying a second voltage bias (VN1) and a second gate voltage (NG1) to a third transistor, the second transistor coupled in series to the third transistor and in parallel with the first transistor, to supply a third voltage bias (VP2) and a third gate voltage (PG2) to a fourth transistor, and a fourth voltage bias (VN2) and a fourth gate voltage (NG2) to a fifth transistor, the fourth transistor coupled in series to the fifth transistor, and the fourth and fifth transistors coupled to a gate of the second transistor, and to provide a fifth voltage bias (VN3) to a line connecting the third transistor to the fifth transistor.Type: GrantFiled: December 29, 2011Date of Patent: December 3, 2013Assignee: Cypress Semiconductor Corp.Inventors: Bogdan I. Georgescu, Ryan T. Hirose
-
Patent number: 8588000Abstract: A semiconductor device with a reduced area and capable of higher integration and larger storage capacity is provided. A multi-valued memory cell including a reading transistor which includes a back gate electrode and a writing transistor is used. Data is written by turning on the writing transistor so that a potential according to the data is supplied to a node where one of a source electrode and a drain electrode of the writing transistor and a gate electrode of the reading transistor are electrically connected to each other, and then turning off the writing transistor and holding a predetermined potential in the node. Data is read by supplying a reading control potential to a control signal line connected to one of a source electrode and a drain electrode of the reading transistor, and then detecting potential change of a reading signal line.Type: GrantFiled: May 16, 2011Date of Patent: November 19, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Koichiro Kamata
-
Patent number: 8582359Abstract: Multi-port semiconductor memory cells including a common floating body region configured to be charged to a level indicative of a memory state of the memory cell. The multi-port semiconductor memory cells include a plurality of gates and conductive regions interfacing with said floating body region. Arrays of memory cells and method of operating said memory arrays are disclosed for making a memory device.Type: GrantFiled: November 15, 2011Date of Patent: November 12, 2013Assignee: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Patent number: 8576635Abstract: A nonvolatile memory device includes memory cell blocks each configured to comprise memory cells erased by an erase voltage, supplied to a word line, and a bulk voltage supplied to a bulk, a bias voltage generator configured to generate a first erase voltage, having a first pulse width and a first amplitude, in order to perform the erase operation of the memory cells and a second erase voltage, having a second pulse width narrower than the first pulse width and a second amplitude lower than the first amplitude, in order to perform an additional erase operation if an unerased memory cell is detected after the erase operation is performed, and a bulk voltage generator configured to generate the bulk voltage.Type: GrantFiled: July 5, 2011Date of Patent: November 5, 2013Assignee: SK hynix Inc.Inventors: Nam Kyeong Kim, Kyoung Chul Yang, Young Jin Woo, Tae Hyun Kim
-
Patent number: 8570813Abstract: The charge pump circuit has a plurality of cascaded charge pump stages, each provided with a first pump capacitor connected to a first internal node and receiving a first high voltage phase signal, and a second pump capacitor connected to a second internal node and receiving a second high voltage phase signal, complementary with respect to the first. A first transfer transistor is coupled between the first internal node and an intermediate node, and a second transfer transistor is coupled between the second internal node and the intermediate node. The first and second high voltage phase signals have a voltage dynamics higher than a maximum voltage sustainable by the first and second transfer transistors. A protection stage is set between the first internal node and second internal node and respectively, the first transfer transistor and second transfer transistor, for protecting the same transfer transistors from overvoltages.Type: GrantFiled: March 15, 2012Date of Patent: October 29, 2013Assignee: STMicroelectronics S.R.L.Inventors: Carmelo Ucciardello, Antonino Conte, Santi Nunzio Antonino Pagano
-
Patent number: 8569825Abstract: According to one embodiment, a manufacturing method of a nonvolatile semiconductor storage device, includes: forming a plurality of structures above a semiconductor substrate, each of the plurality of structures being such that in a stacked film where a plurality of first semiconductor films and a plurality of second semiconductor films are stacked alternately at least the second semiconductor films are held by a semiconductor or conductor pillar member via a gate dielectric film; selectively removing the first semiconductor films from the stacked film while maintaining a state where the second semiconductor films are held by the pillar member for each of the structures; oxidizing an exposed surface for each of the structures after removing the first semiconductor films; and embedding an inter-layer dielectric film between the plurality of structures in which the exposed surface is oxidized.Type: GrantFiled: September 14, 2010Date of Patent: October 29, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Toshihiko Iinuma
-
Patent number: 8559227Abstract: A nonvolatile memory device includes a plurality of global word lines, a plurality of transistors configured to transfer voltages of the global word lines to a plurality of local word lines inside a cell block, and a voltage control unit configured to supply a first negative voltage to a global word line of the plurality of global word lines and configured to charge a bulk region of the plurality of transistors with a second negative voltage.Type: GrantFiled: July 7, 2011Date of Patent: October 15, 2013Assignee: Hynix Semiconductor Inc.Inventors: Lee-Hyun Kwon, In-Sou Wang, Myung-Jin Park
-
Patent number: 8559205Abstract: A nonvolatile semiconductor memory apparatus including a substrate, lower-layer electrode wires provided on the substrate, an interlayer insulating layer provided with contact holes at locations respectively opposite to the lower-layer electrode wires, resistance variable layers which are respectively connected to the lower-layer electrode wires; and non-ohmic devices which are respectively provided on the resistance variable layers. The non-ohmic devices each has a laminated-layer structure including plural semiconductor layers, a laminated-layer structure including a metal electrode layer and an insulator layer, or a laminated-layer structure including a metal electrode layer and a semiconductor layer.Type: GrantFiled: July 31, 2012Date of Patent: October 15, 2013Assignee: Panasonic CorporationInventors: Takumi Mikawa, Takeshi Takagi
-
Patent number: 8553464Abstract: An aspect of the present embodiment, there is provided a nonvolatile programmable logic switch including a first memory cell transistor, a second memory cell transistor, a pass transistor and a first substrate electrode applying a substrate voltage to the pass transistor, wherein a writing voltage is applied to the first wiring, a first voltage is applied to one of a second wiring and a third wiring and a second voltage which is lower than the first voltage is applied to the other of the second wiring and the third wiring, and the first substrate voltage which is higher than the second voltage and lower than the first voltage is applied to a well of the pass transistor, when data is written into the first memory cell transistor or the second memory cell transistor.Type: GrantFiled: September 22, 2011Date of Patent: October 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoshifumi Nishi, Daisuke Hagishima, Shinichi Yasuda, Tetsufumi Tanamoto, Takahiro Kurita, Atsuhiro Kinoshita, Shinobu Fujita
-
Patent number: 8553466Abstract: Provided is an erasing method of a nonvolatile memory device. The erasing method applies a word line erase voltage to a plurality of word lines connected to the memory cells respectively, applies a specific voltage to a ground selection line connected to the ground selection transistor, applies an erase voltage to a substrate in which the memory string formed during the step applying the specific voltage to the ground selection line, and floats the ground selection line in response to a voltage change of the substrate.Type: GrantFiled: February 9, 2011Date of Patent: October 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jinman Han, Doogon Kim
-
Patent number: 8547747Abstract: A non-volatile memory device is provided, including a substrate formed of a single crystalline semiconductor, pillar-shaped semiconductor patterns extending perpendicular to the substrate, a plurality of gate electrodes and a plurality of interlayer dielectric layers alternately stacked perpendicular to the substrate, and a charge spread blocking layer formed between the plurality of gate electrodes and the plurality of interlayer dielectric layers.Type: GrantFiled: July 27, 2011Date of Patent: October 1, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Su-Kyoung Kim, Gil-Heyun Choi, Jong-Myeong Lee, In-Sun Park, Ji-Soon Park
-
Publication number: 20130250699Abstract: Techniques for providing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as an apparatus including a first region and a second region. The apparatus may also include a body region disposed between the first region and the second region and capacitively coupled to a plurality of word lines, wherein each of the plurality of word lines is capacitively coupled to different portions of the body region.Type: ApplicationFiled: May 21, 2013Publication date: September 26, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Serguei OKHONIN, Viktor I. KOLDIAEV, Mikhail NAGOGA, Yogesh LUTHRA
-
Patent number: 8542539Abstract: A method of charging a floating gate in a nonvolatile memory cell comprises bringing a substrate channel within the memory cell to a first voltage, bringing a control gate to a programming voltage, and floating the substrate channel voltage while the control gate is at the programming voltage. Memory devices include state machines or controllers operable to perform the described method, and operation of such a state machine, memory device, and information handling system are described.Type: GrantFiled: July 25, 2011Date of Patent: September 24, 2013Assignee: Micron Technology, Inc.Inventors: Ramin Ghodsi, Qiang Tang
-
Patent number: 8542528Abstract: A semiconductor device with a novel structure is provided, in which the operation voltage is reduced or the storage capacity is increased by reducing variation in the threshold voltages of memory cells after writing. The semiconductor device includes a plurality of memory cells each including a transistor including an oxide semiconductor and a transistor including a material other than an oxide semiconductor, a driver circuit that drives the plurality of memory cells, and a potential generating circuit that generates a plurality of potentials supplied to the driver circuit. The driver circuit includes a data buffer, a writing circuit that writes one potential of the plurality of potentials into each of the plurality of memory cells as data, a reading circuit that reads the data written into the memory cells, and a verifying circuit that verifies whether the read data agrees with data held in the data buffer or not.Type: GrantFiled: August 3, 2011Date of Patent: September 24, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yusuke Sekine, Kiyoshi Kato
-
Patent number: 8537616Abstract: A nonvolatile memory device includes a plurality of memory blocks and a high voltage application unit configured to apply a high voltage to a word line of a memory block unselected from among the plurality of memory blocks and float the word line, during the erase operation.Type: GrantFiled: January 10, 2012Date of Patent: September 17, 2013Assignee: Hynix Semiconductor Inc.Inventor: Nam-Kyeong Kim
-
Patent number: 8531890Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory string including a plurality of memory cells and, a driving unit. In sequentially reading data stored in the memory cells by applying a first signal to the memory cells, a second signal is applied to a second cell. The driving unit applies a third signal to the gate electrodes of all the memory cells prior to the sequential reading. The third signal has a voltage smaller than the second signal and time duration equal to or more than that of a sum of time duration during which the first signal is applied to all the memory cells. In a period prior to the third signal application, the driving unit performs at least one of applying a fourth signal to the gate electrodes and matching a potential of the gate electrodes with that of the semiconductor layer.Type: GrantFiled: January 25, 2013Date of Patent: September 10, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Publication number: 20130223156Abstract: A program method is provided for a nonvolatile memory device, including a substrate and multiple memory cells formed in a pocket well in the substrate. The program method includes supplying a program voltage to a selected word line during a program execution period of a program loop, supplying a verification voltage to the selected word line during a verification period of the program loop, and supplying a negative voltage to the pocket well as a well bias voltage during the verification period.Type: ApplicationFiled: December 20, 2012Publication date: August 29, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: SAMSUNG ELECTRONICS CO., LTD.
-
Patent number: 8514626Abstract: Memory cells may have channel-supporting material, dielectric material over the channel-supporting material, carrier-trapping material over the dielectric material and an electrically conductive electrode material over and directly against the carrier-trapping material; where the carrier-trapping material includes gallium, indium, zinc and oxygen. A memory cell may be provided which has a channel-supporting material, a dielectric material over the channel-supporting material, a carrier-trapping material over the dielectric material, and an electrically conductive electrode material over and directly against the carrier-trapping material; where the carrier-trapping material includes gallium, indium, zinc and oxygen. It may be determined if carriers are trapped in the carrier-trapping material to thereby ascertain a memory state of the memory cell.Type: GrantFiled: July 26, 2011Date of Patent: August 20, 2013Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, D.V. Nirmal Ramaswamy
-
Patent number: 8508999Abstract: A vertical NAND structure includes one or more mid-string devices having at least two functional modes. In the first mode, the one or more mid-string devices couple the bodies of stacks of NAND memory cells to the substrate for erase operations. In the second mode, the one or more mid-string devices couple the body of a first stack of NAND memory cells to a body of a second stack of memory NAND memory cells, allowing the two stacks operate as a single NAND string for read and programming operations.Type: GrantFiled: April 20, 2012Date of Patent: August 13, 2013Assignee: Intel CorporationInventors: Zengtao Liu, Graham Wolstenholme
-
Patent number: 8503249Abstract: Semiconductor memory devices and methods include a flash memory cell array fabricated in a well, with memory cells in the same column connected to each other in series and connected to a respective bit line. The memory devices also include a column decoder, a data register buffer unit, a row decoder, an erase control unit, and an input/output buffer unit. In one or more embodiments, the erase control unit applies voltages to the well to erase the memory cells in a manner that avoids breaking down p-n junctions formed by transistors fabricated in the well. In another embodiment, high voltage transistors are used to selectively isolate the bit lines from and couple the bit lines to a peripheral circuit in pairs so that each high voltage transistor is shared by two bit lines.Type: GrantFiled: July 29, 2011Date of Patent: August 6, 2013Assignee: Micron Technology, Inc.Inventors: Shigekazu Yamada, Tomoharu Tanaka
-
Patent number: RE45036Abstract: A semiconductor memory device includes a first first-type well including a first cell array for storing a data to apply the data to one of a first bit line and a first bit line bar, and a first precharge MOS transistor having a second-type channel for equalizing voltage levels of the first bit line and the first bit line bar; a first second-type well including a first sense amplifying MOS transistor having a first-type channel for sensing and amplifying the signal difference between the first bit line and the first bit line bar, and a first connection MOS transistor; and a second first-type well including a second sense amplifying MOS transistor having a second-type channel for sensing and amplifying the signal difference between the first bit line and the first bit line bar.Type: GrantFiled: February 27, 2013Date of Patent: July 22, 2014Assignee: Conversant IP N.B. 868 Inc.Inventors: Hee-Bok Kang, Jin-Hong Ahn