Substrate Bias Patents (Class 365/185.27)
-
Publication number: 20120224433Abstract: A semiconductor device includes a differential circuit and a power supply circuit that provides a power supply to the differential circuit. Current to be supplied to the differential circuit by the power supply circuit is controlled, based on logics of a burn-in mode signal and an activation control signal for the differential circuit.Type: ApplicationFiled: February 28, 2012Publication date: September 6, 2012Applicant: Elpida Memory, Inc.Inventor: Yoko MOCHIDA
-
Publication number: 20120224434Abstract: Systems and methods, including computer software for performing operations enable interleaving of charging operations in a charging pump. A first charge pump is charged to a predetermined level, and a first operation is performed using a charge stored in the first charge pump after it reaches the predetermined level. A second charge pump is charged during a time that overlaps with performing the first operation. A second operation is performed using a charge stored in the second charge pump as a result of charging the second charge pump.Type: ApplicationFiled: May 14, 2012Publication date: September 6, 2012Inventor: Michael J. Cornwell
-
Patent number: 8259508Abstract: Apparatus, systems, and methods may operate to receive an external erase command at a control circuit coupled to an erasable memory array located on a substrate. A global select gate voltage may thereafter be enabled for application to wordline transistors coupled to the erasable memory array after a voltage applied to the substrate has reached a preselected initiation voltage level between about zero volts and an ultimate erase voltage.Type: GrantFiled: July 30, 2010Date of Patent: September 4, 2012Assignee: Micron Technology, Inc.Inventors: Xiaojun Yu, Jin-man Han, Aaron Yip
-
Patent number: 8259499Abstract: Various discussed approaches improve the over erase issue and the coupling effect, and include (A) multilevel contacts between (i) the first outer selected word line of an erase group, and (ii) the first unselected word line outside the ease group neighboring the first outer selected word line; (B) a sufficient separation distance between (i) the first outer selected word line of an erase group, and (ii) the first unselected word line outside the ease group neighboring the first outer selected word line. These are examples of electrically isolating (i) the first outer selected word line of an erase group, from (ii) the first unselected word line outside the ease group neighboring the first outer selected word line.Type: GrantFiled: June 29, 2010Date of Patent: September 4, 2012Assignee: Macronix International Co., Ltd.Inventors: Yi-Fan Chang, Su-chueh Lo, Cheng Ming Yih, Ta Kang Chu, Chu Ching Wu, Kuo Yu Liao, Ken Hui Chen, Kuen-Long Chang, Chun-Hsiung Hung
-
Patent number: 8248852Abstract: A nonvolatile memory device includes a first address decoder and a second address decoder. The first address decoder includes a plurality of transistors disposed in a first well, and the second address decoder includes a plurality of transistors disposed in a second well that is electrically isolated from the first well. The first and second address decoders are associated with first and second memory blocks, respectively. A switch circuit is configured to provide a negative voltage to one of the first address decoder and the second address decoder on the basis of block address information that specifies an address included in one of the first memory block and the second memory block. Related methods of operation are also discussed.Type: GrantFiled: June 22, 2010Date of Patent: August 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Moosung Kim, Youngho Lim
-
Patent number: 8247860Abstract: A nonvolatile semiconductor memory device includes: a substrate; a stacked body with a plurality of dielectric films and electrode films alternately stacked therein, the stacked body being provided on the substrate and having a step in its end portion for each of the electrode films; an interlayer dielectric film burying the end portion of the stacked body; a plurality of semiconductor pillars extending in the stacking direction of the stacked body and penetrating through a center portion of the stacked body; a charge storage layer provided between one of the electrode films and one of the semiconductor pillars; and a plug buried in the interlayer dielectric film and connected to a portion of each of the electrode films constituting the step, a portion of each of the dielectric films in the center portion having a larger thickness than a portion of each of the dielectric films in the end portion.Type: GrantFiled: December 23, 2009Date of Patent: August 21, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Masao Iwase, Tadashi Iguchi
-
Patent number: 8243526Abstract: A non-volatile microelectronic memory device that includes a depletion mode circuit protection device that prevents high voltages, which are applied to bitlines during an erase operation, from being applied to and damaging low voltage circuits which are electrically coupled to the bitlines.Type: GrantFiled: December 14, 2009Date of Patent: August 14, 2012Assignee: Intel CorporationInventors: Michael Smith, Vladimir Mikhalev, Kenneth Marr, Haitao Liu
-
Publication number: 20120176845Abstract: Techniques for controlling a direct injection semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for controlling a direct injection semiconductor memory device comprising applying a first voltage potential to a first region via a bit line, applying a second voltage potential to a second region of the memory device via a source line, applying a control voltage potential to a body region of the memory device via a word line that is spaced apart and capacitively coupled to the body region, and applying a third voltage potential to a third region of the memory device via a carrier injection line in order to bias at least one of the first region, the second region, the third region, and the body region to perform one or more operations.Type: ApplicationFiled: March 20, 2012Publication date: July 12, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Eric CARMAN
-
Patent number: 8218364Abstract: An integrated circuit includes a memory array having a plurality of memory cells arranged in rows and columns, each memory cell including two doped regions and a channel region therebetween, each pair of adjacent memory cells sharing a common doped region, each memory cell having a charge storage member over the channel region and a control gate over the charge storage member. A first word line is coupled to the memory cells in the same row, each of the memory cells designated as the Nth memory cell. Each of a plurality of bit lines is designated as the Nth bit line, the Nth bit line coupled to a doped region shared by the Nth memory cell and the (N?1)th memory cell. The integrated circuit also has a plurality of global bit lines, each of which coupled to two of the bit lines via a switch.Type: GrantFiled: June 13, 2011Date of Patent: July 10, 2012Assignee: Macronix International Co., Ltd.Inventors: Lit-Ho Chong, Wen-Jer Tsai, Tien-Fan Ou, Jyun-Siang Huang
-
Patent number: 8218369Abstract: A non-volatile memory low voltage and high speed erasure method, the non-volatile memory is realized through disposing a stacked gate structure having a control gate and a floating gate on a semiconductor substrate or in an isolation well, such that adequate hot holes are generated in proceeding with low voltage and high speed erasure operation through a drain reverse bias and making changes to gate voltage. In addition, through applying positive and negative voltages on a drain, a gate, and a semiconductor substrate or well regions, adequate hot holes are generated, so as to lower the absolute voltage in achieving the objective of reducing voltage of erasing memory.Type: GrantFiled: January 25, 2010Date of Patent: July 10, 2012Assignee: Yield Microelectronics Corp.Inventors: Hsin Chang Lin, Wen-Chien Huang
-
Patent number: 8203187Abstract: A 3D memory device includes an array of semiconductor body pillars and bit line pillars, dielectric charge trapping structures, and a plurality of levels of word line structures arranged orthogonally to the array of semiconductor body pillars and bit line pillars. The semiconductor body pillars have corresponding bit line pillars on opposing first and second sides, providing source and drain terminals. The semiconductor body pillars have first and second channel surfaces on opposing third and fourth sides. Dielectric charge trapping structures overlie the first and second channel surfaces, providing data storage sites on two sides of each semiconductor body pillar in each level of the 3D array. The device can be operated as a 3D AND-decoded flash memory.Type: GrantFiled: February 12, 2010Date of Patent: June 19, 2012Assignee: Macronix International Co., Ltd.Inventors: Hsiang-Lan Lung, Yen-Hao Shih, Erh-Kun Lai, Ming Hsiu Lee, Hang-Ting Lue
-
Patent number: 8199581Abstract: A nonvolatile memory device (NVM), memory system and apparatus include control logic configured to perform a method of applying negative voltage on a selected wordline of the NVM. During a first time a first high voltage level is applied to the channel of a transistor of a address decoder and a ground voltage is applied to the well of the transistor. And, during a second time a second high voltage level is applied to the channel of the transistor, and within the second time interval a first negative voltage is applied to the well of the transistor. The first high voltage level is higher than the second high voltage level, and a voltage applied on the selected wordline is negative within the second time interval.Type: GrantFiled: February 25, 2010Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Moosung Kim
-
Patent number: 8189396Abstract: A memory device of the non-volatile type including a memory array having a plurality of memory cells organized as sectors, each sector having a main word line associated with a plurality of local word lines, each local word line coupled to the main word line by a respective local word line driver circuit, each of the local word line driver circuits consisting of a first MOS transistor coupled between the respective main word line and a respective local word line and a second MOS transistor coupled between the respective local word line and a first biasing terminal.Type: GrantFiled: December 14, 2006Date of Patent: May 29, 2012Assignee: Mosaid Technologies IncorporatedInventors: Chung-Zen Chen, Yang-Chieh Lin, Chung-Shan Kuo
-
Patent number: 8179714Abstract: Provided is a nonvolatile storage device (200) capable of stably operating without increasing a size of a selection transistor included in each of memory cells. The nonvolatile storage device (200) includes: a semiconductor substrate (301) which has a P-type well (301a) of a first conductivity type; a memory cell array (202) which includes memory cells (M11) or the like each of which includes a variable resistance element (R11) and a transistor (N11) that are formed above the semiconductor substrate (301) and connected in series; and a substrate bias circuit (220) which applies, to the P-type well (301a), a bias voltage in a forward direction with respect to a source and a drain of the transistor (N11), when a voltage pulse for writing is applied to the variable resistance element (R11) included in the selected memory cell (M11) or the like.Type: GrantFiled: October 16, 2009Date of Patent: May 15, 2012Assignee: Panasonic CorporationInventors: Takeshi Takagi, Shunsaku Muraoka, Mitsuteru Iijima, Ken Kawai, Kazuhiko Shimakawa
-
Publication number: 20120113726Abstract: The present invention discloses a flash memory and the fabrication method and the operation method for the same. The flash memory comprises two memory cells of vertical channels, wherein a lightly-doped N type (or P type) silicon is used as a substrate; a P+ region (or an N+ region) is provided on each of the both ends of the silicon surface, and two channel regions perpendicular to the surface are provided therebetween; an N+ region (or a P+ region) shared by two channels is provided over the channels; a tunneling oxide layer, a polysilicon floating gate, a block oxide layer and a polysilicon control gate are provided sequentially on the outer sides of each channel from inside to outside; and the polysilicon floating gate and the polysilicon control gate are isolated from the P+ region by a sidewall oxide layer. The whole device is a two-bit TFET type flash memory with vertical channels which has better compatibility with prior-art standard CMOS process.Type: ApplicationFiled: March 7, 2011Publication date: May 10, 2012Applicant: PEKING UNIVERSITYInventors: Ru Huang, Yimao Cai, Shiqiang Qin, Qianqian Huang, Poren Tang, Yu Tang, Gengyu Yang
-
Patent number: 8174924Abstract: A power saving method for a semiconductor memory is provided. The power saving method for a semiconductor memory including the steps of receiving a plurality of address codes, each of which has a first part code and a second part code; and activating a first boost process when the first part code of a currently received address code is different from the first part code of a last received address code, otherwise a second boost process is activated.Type: GrantFiled: November 9, 2010Date of Patent: May 8, 2012Assignee: Macronix International Co., Ltd.Inventor: Yung-Feng Lin
-
Patent number: 8174893Abstract: Methods for programming a memory device, memory devices configured to perform the disclosed programming methods, and memory systems having a memory device configured to perform the disclosed programming methods, for example, are provided. According to at least one such method, multiple independent semiconductor well regions each having strings of memory cells are independently biased during a programming operation performed on a memory device. Reduced charge leakage may be realized during a programming operation in response to independent well biasing methods.Type: GrantFiled: October 20, 2009Date of Patent: May 8, 2012Assignee: Micron Technology, Inc.Inventors: Akira Goda, Tomoharu Tanaka, Krishna Parat, Prashant Damle, Shafqat Ahmed
-
Patent number: 8169835Abstract: A band gap engineered, charge trapping memory cell includes a charge storage structure including a trapping layer. a blocking layer, and a dielectric tunneling structure including a thin tunneling layer, a thin bandgap offset layer and a thin isolation layer comprising silicon oxynitride. The memory cell is manufactured using low thermal budget processes.Type: GrantFiled: September 28, 2009Date of Patent: May 1, 2012Assignee: Macronix International Co., Ltd.Inventors: Jeng-Hwa Liao, Jung-Yu Shieh, Ling-Wuu Yang
-
Patent number: 8169834Abstract: A sense amplifier and method of implementing includes a reference current generation circuit, which is used for providing a reference current with a settable temperature coefficient for a main circuit of the sense amplifier; the main circuit is used for comparing the reference current with a storage cell current, and distinguishing between 0 and 1 Storage Cell. A method of implementing the sense amplifier that is as below: With an additional current reference circuit, generating and inputting the reference current with a positive/negative/zero temperature coefficient into the main circuit, by mixing a proportional absolute temperature current and a constant current according to different ratios; a storage cell selection tube in a mirror branch of a biased current of the main circuit, so as to constitute a source degeneration circuit, making the biased current change with the power supply voltage and realizing a gain compensation function.Type: GrantFiled: July 12, 2009Date of Patent: May 1, 2012Assignee: Shanghai Hua Hong Nec Electronics Company, Ltd.Inventors: Nan Wang, Zhaogui Li, Xiang Yao, Zi Wang, Liang Xu
-
Patent number: 8169828Abstract: A semiconductor memory cell, and method of manufacturing a semiconductor memory cell and an method of operating a semiconductor memory cell. A method of operating may include programming a semiconductor memory cell by applying a preset programming voltage to a common source and/or an N-well region, grounding and/or floating a control gate, and/or grounding a word line and/or a bit line. A method of operating may include erasing a semiconductor memory cell by floating and/or grounding a word line, applying a preset erase voltage to a control gate, and/or grounding an N-well, a bit line and/or a common source. A method of operating may include reading a semiconductor memory cell by grounding and/or floating a control gate, applying a preset read voltage to an N-well and/or a common source, grounding a word line, and/or applying a preset drain voltage to a bit line.Type: GrantFiled: December 17, 2009Date of Patent: May 1, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Jin-Hyo Jung
-
Patent number: 8149629Abstract: A memory cell array has a number of memory cells which are connected to word lines and bit lines and are arranged in a matrix form, each of the memory cells storing one of n levels (n is a natural number of 2 or more). A control circuit controls the potentials on the word lines and the bit lines in accordance with input data to write data to the memory cells. The control circuit is adapted to, at the write time, first apply a first potential to a well region or substrate in which the memory cells are formed, then set the well region or substrate to a second potential lower than the first potential, and next apply a predetermined voltage to the word lines to thereby perform a write operation.Type: GrantFiled: July 20, 2009Date of Patent: April 3, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Noboru Shibata, Kenri Nakai
-
Patent number: 8144536Abstract: A word driver supplies a high level voltage to a word line when a memory cell is accessed and supplies low level voltage which is a negative voltage to the word line when the memory cell isn't accessed. A precharge circuit lowers a precharge voltage-supplying capacity to a bit line at least during a standby period when the memory cell is not accessed. A substrate voltage of an nMOS transistor with source or drain connected to the bit line is set to the low level voltage or lower of the word line. Therefore, when the word line and the bit line fails short and the voltage of the bit line changes to the low level voltage of the word line during the standby period, a substrate current can be prevented from flowing between the source of the nMOS transistor and a substrate or the drain and the substrate.Type: GrantFiled: October 27, 2009Date of Patent: March 27, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Hiroyuki Kobayashi
-
Patent number: 8139416Abstract: A method for programming a first memory cell in a memory array. In a specific embodiment, each memory cell has a drain, a source, a channel, and a control gate overlying a charge storage material and the channel. The source of the first memory cell is coupled to the drain of a second memory cell. A voltage is applied to the drain of the first memory cell, and the source of the second memory cell is grounded. The method includes floating the drain of the second memory cell and the source of the first memory cell and turning on the channels of the first and second memory cells, effectively forming an extended channel region. Hot carriers are injected to the charge storage material of the first cell to program the first memory cell. The extended channel lowers electrical fields and reduces punch through leakage in unselected memory cells.Type: GrantFiled: June 13, 2011Date of Patent: March 20, 2012Assignee: Macronix International Co., Ltd.Inventors: Lit-Ho Chong, Wen-Jer Tsai, Tien-Fan Ou, Jyun-Siang Huang
-
Patent number: 8139418Abstract: Techniques for controlling a direct injection semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for controlling a direct injection semiconductor memory device. The method may comprise applying a first voltage potential to a first region via a bit line and applying a second voltage potential to a second region of the memory device via a source line. The method may also comprise applying a control voltage potential to a body region of the memory device via a word line that is spaced apart and capacitively coupled to the body region, wherein the body region is electrically floating and disposed between the first region and the second region. The method may further comprise applying a third voltage potential to a third region of the memory device via a carrier injection line in order to bias at least one of the first region, the second region, the third region, and the body region to perform one or more operations.Type: GrantFiled: March 16, 2010Date of Patent: March 20, 2012Assignee: Micron Technology, Inc.Inventor: Eric Carman
-
Publication number: 20120063233Abstract: A nonvolatile memory device has a combination of FLOTOX EEPROM nonvolatile memory arrays. Each FLOTOX-based nonvolatile memory array is formed of FLOTOX-based nonvolatile memory cells that include at least one floating gate tunneling oxide transistor such that a coupling ratio of the control gate to the floating gate of the floating gate tunneling oxide transistor is from approximately 60% to approximately 70% and a coupling ratio of the floating gate to the drain region of the floating gate tunneling oxide transistor is maintained as a constant of is from approximately 10% to approximately 20% and such that a channel length of the channel region is decreased such that during the programming procedure a negative programming voltage level is applied to the control gate and a moderate positive programming voltage level is applied to the drain region to prevent the moderate positive programming voltage level from exceeding a drain-to-source breakdown voltage.Type: ApplicationFiled: September 15, 2011Publication date: March 15, 2012Inventors: Peter Wung Lee, Fu-Chang Hsu
-
Patent number: 8125830Abstract: Electrically erasable programmable “read-only” memory (EEPROM) cells in an integrated circuit, and formed by a single polysilicon level. The EEPROM cell consists of a coupling capacitor and a combined read transistor and tunneling capacitor. The capacitance of the coupling capacitor is much larger than that of the tunneling capacitor. In one embodiment, field oxide isolation structures isolate the devices from one another; a lightly-doped region at the source of the read transistor improves breakdown voltage performance. In another embodiment, trench isolation structures and a buried oxide layer surround the well regions at which the coupling capacitor and combined read transistor and tunneling capacitor are formed.Type: GrantFiled: January 11, 2011Date of Patent: February 28, 2012Assignee: Texas Instruments IncorporatedInventors: Xiaoju Wu, Jozef Czeslaw Mitros
-
Patent number: 8120961Abstract: A stacked body with a plurality of dielectric films and electrode films alternately stacked therein is provided. The electrode film is divided into a plurality of control gate electrodes extending in one direction. The stacked body is provided with a U-pillar penetrating through the select gate electrodes and the control gate electrodes, having one end connected to a source line, and having the other end connected to a bit line. Moreover, a different potential is applied to uppermost one of the control gate electrodes than that applied to the other control gate electrodes.Type: GrantFiled: November 2, 2009Date of Patent: February 21, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Masaru Kidoh, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Hideaki Aochi
-
Publication number: 20120039131Abstract: A low-voltage EEPROM array, which has a plurality of parallel bit lines, parallel word lines and parallel common source lines is disclosed. The bit lines include a first bit line. The word lines include a first word line and a second word line. The common source lines include a first common source line and a second common source line. The low-voltage EEPROM array also has a plurality of sub-memory arrays. Each sub-memory array includes a first memory cell and a second memory cell. The first memory cell connects with the first bit line, the first common source line and the first word line. The second memory cell connects with the first bit line, the second common source line and the second word line. The first and second memory cells are symmetrical and arranged between the first and second common source lines.Type: ApplicationFiled: August 12, 2010Publication date: February 16, 2012Applicant: YIELD MICROELECTRONICS CORP.Inventors: HSIN-CHANG LIN, CHIA-HAO TAI, YANG-SEN YEN, MING-TSANG YANG, YA-TING FAN
-
Patent number: 8107300Abstract: According to an one aspect of the present invention, it is provided a non-volatile semiconductor memory device comprising: a first N type well; a plurality of P type non-volatile memory cells arranged in matrix and formed in the N type well; a plurality of sub-bit lines, each of the sub-bit lines being connected to drains of the P type non-volatile memory cells in a respective one of columns of the matrix; a first P type well; and a plurality of N type selection transistors, each of the selection transistors selectively connecting a respective one of sub-bit lines to a corresponding one of main bit lines.Type: GrantFiled: February 4, 2008Date of Patent: January 31, 2012Assignee: Genusion, Inc.Inventors: Taku Ogura, Natsuo Ajika
-
Patent number: 8098529Abstract: Memory devices are disclosed, such as those that include a semiconductor-on-insulator (SOI) NAND memory array having a boosting plate. The boosting plate may be disposed in an insulator layer of the SOI substrate such that the boosting plate exerts a capacitive coupling effect on a p-well of the memory array. Such a boosting plate may be used to boost the p-well during program and erase operations of the memory array. During a read operation, the boosting plate may be grounded to minimize interaction with p-well. Systems including the memory array and methods of operating the memory array are also disclosed.Type: GrantFiled: March 11, 2009Date of Patent: January 17, 2012Assignee: Micron Technology, Inc.Inventor: Akira Goda
-
Patent number: 8094503Abstract: A method for programming and erasing an array of NMOS electrically erasable programmable read only memory (EEPROM) cells that minimizes bit disturbances and high voltage requirements for the memory array cells and supporting circuits. In addition, the array of N-channel memory cells may be separated into independently programmable memory segments by creating multiple, electrically isolated P-wells upon which the memory segments are fabricated. The multiple, electrically isolated P-wells may be created, for example, by p-n junction isolation or dielectric isolation.Type: GrantFiled: August 11, 2010Date of Patent: January 10, 2012Assignee: Microchip Technology IncorporatedInventors: Jeffrey A. Shields, Kent D. Hewitt, Donald S. Gerber
-
Patent number: 8094501Abstract: A semiconductor memory device includes memory cells, a source line, a word line, a bit line, and a driver circuit. The memory cells are formed on a semiconductor layer and have a charge accumulation layer and a control gate on the charge accumulation layer. The word line is connected to gate of the memory cell. The bit line is electrically connected to a drain of the memory cell. The source line is electrically connected to a source of the memory cell. The driver circuit varies potential of the semiconductor layer in conjunction with potential of the source line.Type: GrantFiled: August 2, 2010Date of Patent: January 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Maejima, Makoto Hamada
-
Publication number: 20120002484Abstract: A method for programming a first memory cell in a memory array. In a specific embodiment, each memory cell has a drain, a source, a channel, and a control gate overlying a charge storage material and the channel. The source of the first memory cell is coupled to the drain of a second memory cell. A voltage is applied to the drain of the first memory cell, and the source of the second memory cell is grounded. The method includes floating the drain of the second memory cell and the source of the first memory cell and turning on the channels of the first and second memory cells, effectively forming an extended channel region. Hot carriers are injected to the charge storage material of the first cell to program the first memory cell. The extended channel lowers electrical fields and reduces punch through leakage in unselected memory cells.Type: ApplicationFiled: June 13, 2011Publication date: January 5, 2012Applicant: Macronix International Co., Ltd.Inventors: LIT-HO CHONG, Wen-Jer Tsai, Tien-Fan Ou, Jyun-Siang Huang
-
Publication number: 20110310666Abstract: In a programming method for a NAND flash memory device, a self-boosting scheme is used to eliminate excess electrons in the channel of an inhibit cell string that would otherwise cause programming disturb. The elimination is enabled by applying a negative voltage to word lines connected to the inhibit cell string before boosting the channel, and this leads to bringing high program immunity. A row decoder circuitry to achieve the programming operation and a file system architecture based on the programming scheme to improve the efficiency of file management are also described.Type: ApplicationFiled: April 30, 2009Publication date: December 22, 2011Inventors: Takashi Miida, Riichiro Shirota, Hideki Arakawa, Ching Sung Yang, Tzung Ling Lin
-
Patent number: 8081509Abstract: In one embodiment, the non-volatile memory device includes a well of a first conductivity type formed in a substrate, and a first plurality of memory cell transistors connected in series to a bit line formed in the well. A buffer is formed in the substrate outside the well and is connected to the bit line. At least one de-coupling transistor is configured to de-couple the buffer from the bit line; and the de-coupling transistor is formed in the well.Type: GrantFiled: April 23, 2010Date of Patent: December 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Yong Kim, Sang-Won Hwang, Jun-Yong Park
-
Publication number: 20110305092Abstract: An electrically programmable non-volatile memory device being integrated on a chip of semiconductor material is proposed.Type: ApplicationFiled: June 9, 2011Publication date: December 15, 2011Applicant: STMicroelectronics S.r.l.Inventors: Maurizio Francesco Perroni, Giuseppe Castagna
-
Patent number: 8077524Abstract: A non-volatile storage system corrects over programed memory cells by selectively performing one or more erase operations on a subset of non-volatile storage elements that are connected to a common word line (or other type of control line).Type: GrantFiled: June 2, 2011Date of Patent: December 13, 2011Assignee: SanDisk Technologies Inc.Inventors: Jeffrey W. Lutze, Yan Li
-
Patent number: 8059462Abstract: The nonvolatile semiconductor memory device related to an embodiment of the present invention includes a cell array including a memory string, a bit line connected to the memory string, a first wire connected to a cell source line of a memory cell, a second wire connected to a cell well line of a memory cell, a third wire which supplies a power supply voltage to a circuit arranged outside of a region of the cell array, a fourth wire and a fifth wire being arranged in a row direction within the cell array region, and the first wire, the second wire and the third being formed in a layer above a layer in which the bit line within the cell array is formed, the fourth wire and the fifth wire being formed in the layer in which the bit line within the cell array region is formed.Type: GrantFiled: May 4, 2009Date of Patent: November 15, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Takumi Abe
-
Patent number: 8050091Abstract: An electrically erasable and programmable read-only memory (EEPROM) is provided. The EEPROM includes a semiconductor substrate including spaced apart first, second and third active regions, a common floating gate traversing over the first through third active regions, source/drain regions formed in the third active region on opposite sides of the floating gate, a first interconnect connected to the first active region, a second interconnect connected to the second active region, and a third interconnect connected to either one of the source/drain regions.Type: GrantFiled: August 18, 2009Date of Patent: November 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Geun-sook Park, Sang-bae Yi, Soo-cheol Lee, Ho-ik Hwang, Tae-jung Lee
-
Patent number: 8045379Abstract: A semiconductor device includes an N-type insulated-gate field-effect transistor including a first insulating layer that is provided along side walls of a gate electrode, has a negative thermal expansion coefficient, and applies a tensile stress to a channel region of the N-type insulated-gate field-effect transistor. The device also includes a P-type insulated-gate field-effect transistor including a second insulating layer that is provided along side walls of a gate electrode, has a positive thermal expansion coefficient, and applies a compression stress to a channel region of the P-type insulated-gate field-effect transistor.Type: GrantFiled: August 13, 2008Date of Patent: October 25, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Zhengwu Jin
-
Publication number: 20110249501Abstract: Subject matter disclosed herein relates to non-volatile flash memory, and more particularly to a method of reducing stress induced leakage current.Type: ApplicationFiled: April 18, 2011Publication date: October 13, 2011Inventors: Luca Chiavarone, Mattia Robustelli, Angelo Visconti
-
Patent number: 8031532Abstract: Flash memory device structures and methods of manufacture thereof are disclosed. The flash memory devices are manufactured on silicon-on-insulator (SOI) substrates. Shallow trench isolation (STI) regions and the buried oxide layer of the SOI substrate are used to isolate adjacent devices from one another. The methods of manufacture require fewer lithography masks and may be implemented in stand-alone flash memory devices, embedded flash memory devices, and system on a chip (SoC) flash memory devices.Type: GrantFiled: February 22, 2010Date of Patent: October 4, 2011Assignee: Infineon Technologies AGInventors: Danny Pak-Chum Shum, Armin Tilke, Jiang Yan
-
Publication number: 20110235419Abstract: In a split gate MONOS memory which carries out rewrite by hot carrier injection, retention characteristics are improved. A select gate electrode of a memory cell is connected to a select gate line, and a memory gate electrode is connected to a memory gate line. A drain region is connected to a bit line, and a source region is connected to a source line. Furthermore, a well line is connected to a p type well region in which the memory cell is formed. When write to the memory cell is to be carried out, write by a source side injection method is carried out while applying a negative voltage to the p type well region via the well line.Type: ApplicationFiled: March 28, 2011Publication date: September 29, 2011Inventors: Tetsuya ISHIMARU, Yasuhiro Shimamoto, Hideo Kasai, Yutaka Okuyama, Tsuyoshi Arigane
-
Patent number: 8018780Abstract: The present invention provides a thermostatic bias controller for use with a memory array. The thermostatic bias controller includes a temperature sensing circuit configured to sense a temperature associated with the memory array. The thermostatic bias controller also includes a voltage control circuit coupled to the temperature sensing circuit and configured to provide a bias voltage to at least one back-gate of the memory array based on the temperature.Type: GrantFiled: January 18, 2007Date of Patent: September 13, 2011Assignee: Texas Instruments IncorporatedInventors: Theodore W. Houston, Andrew Marshall
-
Publication number: 20110216603Abstract: Provided is an erasing method of a nonvolatile memory device. The erasing method applies a word line erase voltage to a plurality of word lines connected to the memory cells respectively, applies a specific voltage to a ground selection line connected to the ground selection transistor, applies an erase voltage to a substrate in which the memory string formed during the step applying the specific voltage to the ground selection line, and floats the ground selection line in response to a voltage change of the substrate.Type: ApplicationFiled: February 9, 2011Publication date: September 8, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jinman Han, Doogon Kim
-
Patent number: 8014203Abstract: The memory device is described, which includes a substrate, a conductive layer, a plurality of charge storage layers and a plurality of doped regions. The substrate has a plurality of trenches formed therein. The conductive layer is disposed on the substrate and fills the trenches. The charge storage layers are disposed between the substrate and the conductive layer in the trenches respectively, wherein the charge storage layers are separated from each other. The doped regions are configured in the substrate under bottoms of the trenches, respectively.Type: GrantFiled: November 9, 2009Date of Patent: September 6, 2011Assignee: MACRONIX International Co., Ltd.Inventors: I-Chen Yang, Yao-Wen Chang, Tao-Cheng Lu, Guan-Wei Wu, Tao-Yuan Lin, Po-Chou Chen
-
Patent number: 8004900Abstract: A technique for erasing a non-volatile memory applies a p-well voltage to a substrate and drives or floats select gate voltages to accurately control the select gate voltage to improve write-erase endurance. Source and drain side select gates of a NAND string are driven at levels to optimize endurance. In one approach, the select gates float after being driven at a specific initial level, to reach a specific, optimal final level. In another approach, the select gates are driven at specific levels throughout an erase operation, in concert with the p-well voltage. In another approach, onset of select gate floating is delayed while the p-well voltage ramps up. In another approach, p-well voltage is ramped up in two steps, and the select gates are not floated until the second ramp begins. Floating can be achieved by raising the drive voltage to cut off pass gates of the select gates.Type: GrantFiled: March 17, 2009Date of Patent: August 23, 2011Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Jeffrey W. Lutze
-
Patent number: 8000148Abstract: Methods of operating nonvolatile memory devices are provided. In a method of operating a nonvolatile memory device including a plurality of memory cells, recorded data is stabilized by inducing a boosting voltage on a channel of a memory cell in which the recorded data is recorded. The memory cell is selected from a plurality of memory cells and the boosting voltage on the channel of the selected memory cell is induced by a channel voltage of at least one memory cell connected to the selected memory cell.Type: GrantFiled: August 3, 2010Date of Patent: August 16, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Tae-hee Lee, Jae-woong Hyun, Yoon-dong Park
-
Patent number: 8000151Abstract: Semiconductor memory devices and methods include a flash memory cell array fabricated in a well, with memory cells in the same column connected to each other in series and connected to a respective bit line. The memory devices also include a column decoder, a data register buffer unit, a row decoder, an erase control unit, and an input/output buffer unit. In one or more embodiments, the erase control unit applies voltages to the well to erase the memory cells in a manner that avoids breaking down p-n junctions formed by transistors fabricated in the well. In another embodiment, high voltage transistors are used to selectively isolate the bit lines from and couple the bit lines to a peripheral circuit in pairs so that each high voltage transistor is shared by two bit lines.Type: GrantFiled: January 10, 2008Date of Patent: August 16, 2011Assignee: Micron Technology, Inc.Inventors: Shigekazu Yamada, Tomoharu Tanaka
-
Patent number: 8000146Abstract: Body bias can be applied to optimize performance in a non-volatile storage system. Body bias can be set in an adaptive manner to reduce an error count of an error correcting and/or detecting code when reading data from non-volatile storage elements. Also, a body bias level can be increased or decreased as a number of programming cycles increases. Also, body bias levels can be set and applied separately for a chip, plane, block and/or page. A body bias can be applied to a first set of NAND strings for which operations are being performed by controlling a first voltage provided to a source side of the first set of NAND strings and a second voltage provided to a p-well. A source side of a second set of NAND strings for which operations are not being performed is floated or receives a fixed voltage.Type: GrantFiled: April 13, 2010Date of Patent: August 16, 2011Assignee: SanDisk Technologies Inc.Inventors: Deepak Chandra Sekar, Nima Mokhlesi