For Complementary Information Patents (Class 365/190)
-
Patent number: 8477548Abstract: A write circuit writes a first data signal that is an input data signal that indicates a first logic level to each memory bank in sequence and writes a second data signal that is an input data signal that indicates a second logic level to each memory bank simultaneously.Type: GrantFiled: June 29, 2011Date of Patent: July 2, 2013Assignee: Elpida Memory, Inc.Inventor: Kenji Mae
-
Patent number: 8462573Abstract: A semiconductor memory device, including: a memory cell connected to a first bitline and associated with a second bitline; a sense amplifier, including a first input/output node and a second input/output node; and an isolator connected to the bitlines and to the input/output nodes, the isolator being configured to carry out bitline isolation during a refresh operation of the memory cell, where the bitline isolation includes electrically disconnecting the first bitline from the first input/output node and electrically disconnecting the second bitline from the second input/output node, followed by: electrically re-connecting the first bitline to the first input/output node while the second bitline remains electrically disconnected from the second input/output node.Type: GrantFiled: March 4, 2011Date of Patent: June 11, 2013Assignee: Mosaid Technolgies IncorporatedInventor: Byoung Jin Choi
-
Patent number: 8456935Abstract: In a memory (100), a local data line pair (116, 118) is precharged to a first logic state and a global data line pair (101, 104) is precharged to a second logic state. A selected memory cell is coupled to the local data line pair (116, 118) to develop a differential local data line voltage. The differential local data line voltage is subsequently amplified to form an amplified differential local data line voltage. A selected one of the global data line pair (101, 104) is driven to the first logic state in response to the amplified differential local data line voltage to form a differential global data line voltage.Type: GrantFiled: November 16, 2011Date of Patent: June 4, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Bradford L. Hunter, Shayan Zhang
-
Patent number: 8451680Abstract: A semiconductor memory device includes a bit line sense amplifier block array, upper and lower memory cell arrays and a sense amplifier controller. The bit line sense amplifier block array senses and amplifies data of a memory cell array. The upper and the lower memory cell arrays are respectively connected to upper and lower sides of the bit line sense amplifier block array and store the data in the memory cell array. The sense amplifier controller selectively connects one of the upper and lower memory cell arrays to the bit line sense amplifier block array in response to an active command, and releases the connection when a corresponding one of the upper and lower memory cell arrays are not selected but overdriven.Type: GrantFiled: June 22, 2011Date of Patent: May 28, 2013Assignee: Hynix Semiconductor Inc.Inventor: Young-Bo Shim
-
Patent number: 8446791Abstract: A process-tolerant large-swing sense amplifier with latching capability includes top-array and bottom-array access. The sense amplifier provides improved tolerance to process variation, reduces design complexity, reduces power consumption, and reduces the physical footprint of the circuit. In addition, the sense amplifier provides write-through functionality through the read data bus.Type: GrantFiled: December 3, 2010Date of Patent: May 21, 2013Assignee: Oracle International CorporationInventors: Ha M. Pham, Jin-Uk Shin, Vaibhav Gupta
-
Patent number: 8441878Abstract: A dynamic random access memory (DRAM) having pairs of bitlines, each pair being connected to a first bit line sense amplifier, wordlines crossing the bitlines pairs forming an array, charge storage cells connected to the bitlines, each having an enable input connected to a wordline, the bit line sense amplifiers being connected in a two dimensional array, pairs of primary databuses being connected through first access transistors to plural corresponding bit line sense amplifiers in each row of the array, apparatus for enabling columns of the first access transistors, databus sense amplifiers each connected to a corresponding data bus pair, a secondary databus, the secondary databus being connected through second access transistors to the databus sense amplifiers, and apparatus for enabling the second access transistors.Type: GrantFiled: June 7, 2012Date of Patent: May 14, 2013Assignee: Mosaid Technologies IncorporatedInventor: Richard C. Foss
-
Patent number: 8437179Abstract: The gate tunnel leakage current is increased in the up-to-date process, so that it is necessary to reduce the gate tunnel leakage current in the LSI which is driven by a battery for use in a cellular phone and which needs to be in a standby mode at a low leakage current. In a semiconductor integrated circuit device, the ground source electrode lines of logic and memory circuits are kept at a ground potential in an active mode, and are kept at a voltage higher than the ground potential in an unselected standby mode. The gate tunnel leakage current can be reduced without destroying data.Type: GrantFiled: June 20, 2012Date of Patent: May 7, 2013Assignee: Renesas Electronics CorporationInventors: Kenichi Osada, Koichiro Ishibashi, Yoshikazu Saitoh, Akio Nishida, Masaru Nakamichi, Naoki Kitai
-
Patent number: 8427895Abstract: A memory with extra digit lines in full size end arrays with an open digit architecture, which can use the extra digit lines to form repair cells. In one example, folded digit sense amplifiers are connected to an end array with an open digit architecture such that each sense amplifier corresponds to a group of four digit lines. Two digit lines of the group connect to two open digit sense amplifiers and the other two digit lines connect to the corresponding folded digit sense amplifier. A repair method can be performed on memories including the end arrays with folded digit sense amplifiers. A row in a core array including a replaceable IO is activated and a row in an end array is activated. The repair cells in the end array can be sensed by the folded digit sense amplifiers to generate a replacement IO, which is selected rather than the replaceable IO.Type: GrantFiled: September 14, 2012Date of Patent: April 23, 2013Assignee: Micron Technology, Inc.Inventors: Michael S. Lane, Michael A. Shore
-
Publication number: 20130088912Abstract: A semiconductor memory device includes a first bit line to which a first memory cell is connected, and a second bit line to which a second memory cell is connected, the second bit line being complementary to the first bit line, a sense amplifier that includes a first transistor and a second transistor connected in series between the first bit line and the second bit line, the sense amplifier including a first node between the first transistor and the second transistor, a gate of the first transistor being connected to the second bit line, and a gate of the second transistor being connected to the first bit line, and a voltage providing unit that provides a first voltage to the first node during presensing, and provides a second voltage, different from the first voltage, to the first node during main sensing.Type: ApplicationFiled: June 28, 2012Publication date: April 11, 2013Inventors: Jong-pil SON, Dong-min KIM
-
Patent number: 8400852Abstract: A circuit comprises a first driver, a second driver, and a remote sense amplifier. The first driver is configured to generate a first data signal on a first data line. The second driver is configured to generate a control signal on a control signal line. An RC delay of the control signal line is less than an RC delay of the first data line. The remote sense amplifier is configured to receive the first data signal, a second data signal on a second data line, and the control signal. The control signal line is configured for the control signal to enable the remote sense amplifier to amplify the voltage difference between the first data signal and the second data signal at inputs of the remote sense amplifier, if the voltage difference reaches a predetermined value.Type: GrantFiled: March 4, 2011Date of Patent: March 19, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Sergiy Romanovskyy
-
Patent number: 8391085Abstract: A semiconductor memory device comprises a plurality of memory cell mats, a plurality of sub-word driver regions and a plurality of sense amplifier regions, a plurality of intersection regions, a sub-amplifier, and a start signal (a control signal) supply circuit (a sub-amplifier control circuit). A plurality of sub-word driver regions and a plurality of sense amplifier regions are disposed adjacent to the plurality of memory cell mats. A plurality of intersection regions are intersection regions between the plurality of sub-word driver regions and the plurality of sense amplifier regions. The sub-amplifier is disposed in a first intersection region among the plurality of intersection regions. The start signal supply circuit is disposed in a second intersection region among the plurality of intersection regions, and supplies a start signal (a control signal) of the sub-amplifier to the sub-amplifier based on a sub-amplifier timing signal supplied from the extending direction of the sub-word driver region.Type: GrantFiled: October 26, 2009Date of Patent: March 5, 2013Assignee: Elpida Memory, Inc.Inventors: Tetsuaki Okahiro, Hiromasa Noda, Jun Suzuki
-
Patent number: 8359447Abstract: A method and system of detecting data imprinting in a memory is described. Data having known bit values is stored in a location in the memory and the data is read to determine the amount of the known bit values that can be successfully read after an attempt to erase the data. The amount of data that can be successfully read is compare to a threshold. Data bit values of a payload data are inverted to reverse the effects of data imprinting in response to the determined amount exceeding the threshold.Type: GrantFiled: January 15, 2009Date of Patent: January 22, 2013Assignee: Xilinx, Inc.Inventor: Stephen M. Trimberger
-
Publication number: 20130010551Abstract: A memory with extra digit lines in full size end arrays with an open digit architecture can use the extra digit lines to form repair cells. In one example, folded digit sense amplifiers are connected to an end array with an open digit architecture such that each sense amplifier corresponds to a group four digit lines. Two digit lines of the group connect to two open digit sense amplifiers and the other two digit lines connect to the corresponding folded digit sense amplifier. A repair method can be performed on memories including the end arrays with folded digit sense amplifiers. A row in a core array including a replaceable IO is activated and a row in an end array is activated. The repair cells in the end array can be sensed by the folded digit sense amplifiers to generate a replacement IO, which is selected rather than the replaceable IO.Type: ApplicationFiled: September 14, 2012Publication date: January 10, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Michael S. Lane, Michael A. Shore
-
Patent number: 8351285Abstract: Memories, systems, and methods for repairing are provided. A memory with extra digit lines in end arrays with an open digit architecture, which can use the extra digit lines to form repair cells. In one example, folded digit sense amplifiers are connected to an end array with an open digit architecture such that each sense amplifier corresponds to a group of four adjacent digit lines. Two digit lines of the group connect to two open digit sense amplifiers and the other two digit lines connect to the corresponding folded digit sense amplifier. To repair memories including folded digit end arrays, a row in a core array that includes a replaceable IO is activated and a row in an end array is activated. The repair cells in the end array can be sensed by the folded digit sense amplifiers to generate a replacement IO, which is selected rather than the replaceable IO.Type: GrantFiled: July 2, 2009Date of Patent: January 8, 2013Assignee: Micron Technology, Inc.Inventors: Michael S. Lane, Michael A. Shore
-
Patent number: 8345504Abstract: A Random Access Memory (RAM) with a plurality of cells is provided. In an embodiment, the cells of a same column are coupled to a same pair of bit-lines and are associated to a same power controller. Each cell has two inverters; the power controller has two power-switches. For the cells of the same column, the two power-switches respectively perform independent supply voltage controls for the two inverters in each cell according to data-in voltages of the bit-lines during Write operation.Type: GrantFiled: January 19, 2011Date of Patent: January 1, 2013Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Hao-I Yang, Yi-Wei Lin, Wei Hwang, Wei-Chiang Shih, Chia-Cheng Chen
-
Patent number: 8339871Abstract: Herein, a voltage sensing circuit, which is capable of controlling a pumping voltage to be stably generated in a low voltage environment, is provided. The voltage sensing circuit includes a current mirror having first and second terminals, a first switching element configured to control current on the first terminal of the current mirror by a reference voltage, a second switching element configured to control current from the second terminal of the current mirror in response to a pumping voltage, and a third switching element configured to control current sources of the first and second switching elements to receive a negative voltage.Type: GrantFiled: May 5, 2011Date of Patent: December 25, 2012Assignee: Hynix Semiconductor Inc.Inventors: Woo-Seung Han, Khil-Ohk Kang
-
Patent number: 8339893Abstract: A static random access memory (SRAM) cell includes a first read port, the first read port having a first beta ratio; and a write port, the write port having a second beta ratio that is substantially lower than the first beta ratio. A static random access memory (SRAM) array includes a plurality of SRAM cells, an SRAM cell including a first read port, the first read port having a first beta ratio; and a write port, the write port having a second beta ratio that is substantially lower than the first beta ratio.Type: GrantFiled: September 25, 2009Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Yuen H. Chan, Louis C. Hsu, Xu Ouyang, Robert C. Wong
-
Patent number: 8331181Abstract: A semiconductor memory circuit includes a memory cell array having a plurality of memory cells arranged in a row direction and a column direction; a row selecting unit for selecting the memory cells of the memory cell array aligned in the row direction; a column selecting unit for selecting the memory cells of the memory cell array aligned in the column direction; a plurality of main bit lines for outputting data of the memory cells; a data reading unit for reading data of one of the memory cells selected with the row selecting unit and the column selecting unit; a first multiplexer for connecting one of the main bit lines connected to the memory cell to the data reading unit; and a second multiplexer for connecting an adjacent main bit line situated adjacently outside the main bit line to a charging/discharging voltage source for setting at a specific voltage.Type: GrantFiled: November 26, 2010Date of Patent: December 11, 2012Assignee: Oki Semiconductor Co., Ltd.Inventor: Nobukazu Murata
-
Patent number: 8325542Abstract: Methods of complementary pairing of memory cells are described. These methods include two physical memory cells in a complementary pair, a complementary pair of reference cells for each erase block, and a physical complementary pair storing multiple data bits.Type: GrantFiled: August 25, 2009Date of Patent: December 4, 2012Assignee: Halo LSI Inc.Inventors: Nori Ogura, Tomoko Ogura, Seiki Ogura
-
Patent number: 8325515Abstract: A semiconductor device along with circuits including same and methods of operating same are disclosed. In one particular embodiment, the device may comprise a memory cell including a transistor. The transistor may comprise a gate, an electrically floating body region, and a source region and a drain region adjacent the body region. Data stored in memory cells of the device may be refreshed during hold operations.Type: GrantFiled: September 2, 2011Date of Patent: December 4, 2012Assignee: Micron Technology, Inc.Inventors: Serguei Okhonin, Mikhail Nagoga
-
Patent number: 8325543Abstract: A global to local bit line interface circuit for domino SRAM devices includes a pair of complementary global write bit lines in selective communication with an array of SRAM cells through corresponding local write bit lines, the complementary global write bit lines configured to write a selected SRAM cell with data presented on a pair of complementary write data input lines; a pair of complementary global read bit lines in selective communication with the array of SRAM cells through corresponding local read bit lines, the complementary global read bit lines configured to read data stored in a selected SRAM cell and present the read data on a pair of complementary read data output lines; and blocking logic configured to prevent, during a write operation, propagation of stored data from the SRAM cells out on the complementary read data output lines prior to completion of the write operation.Type: GrantFiled: February 26, 2010Date of Patent: December 4, 2012Assignee: International Business Machines CorporationInventors: Yuen Hung Chan, Antonia R. Pelella
-
Publication number: 20120300560Abstract: A semiconductor memory device includes a memory cell array including a plurality of word lines, a plurality of bit lines including complementary pairs of bit lines, and a plurality of memory cells storing data; a sense amplifier coupled to the memory cell array and configured to sense voltage differences between the complementary pairs of bit lines and amplify the voltage differences; and at least one voltage driver configured to provide either a predetermined voltage or a first power supply voltage to the memory cell array to increase a sensing margin of the semiconductor memory device. The semiconductor memory device increases respective potential differences between complementary pairs of bit lines using a voltage isolated in the memory cell array.Type: ApplicationFiled: May 22, 2012Publication date: November 29, 2012Inventors: Suk-Soo Pyo, Hyun Taek Jung
-
Patent number: 8310853Abstract: A layout structure of bit line sense amplifiers for use in a semiconductor memory device includes first and second bit line sense amplifiers arranged to share and be electrically controlled by a first column selection line signal, and each including a plurality of transistors. In this layout structure, each of the plurality of transistors forming the first bit line sense amplifier is arranged so as not to share an active region with any transistors forming the second bit line sense amplifier.Type: GrantFiled: January 10, 2011Date of Patent: November 13, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Sun Min, Kyu-Chan Lee, Chul-Woo Yi, Jong-Hyun Choi
-
Patent number: 8305789Abstract: A bandwidth bottleneck occurs because a crossbar switch is used to cope with an increase in scale. A memory/logic conjugate system according to the present invention, a plurality of cluster memory chips each including a plurality of cluster memories 20 including basic cells 10 arranged in a cluster, the basic cell 10 including a memory circuit, and a controller chip that controls the plurality of cluster memories are three-dimensionally stacked, the plurality of cluster memories 20 located along the stacking direction of the plurality of cluster memory chips and the controller chip are electrically coupled to the controller chip via a multibus 11 including a through-via, an arbitrary one of the basic cells 10 is directly accessed through the multibus 11 from the controller chip so that truth value data is written therein, and whereby the arbitrary basic cell 10 is switched to a logic circuit as conjugate.Type: GrantFiled: December 23, 2010Date of Patent: November 6, 2012Inventors: Kanji Otsuka, Tsuneo Ito, Yoichi Sato, Masahiro Yoshida, Shigeru Yamamoto, Takeshi Koyama, Yuko Tanba, Yutaka Akiyama
-
Patent number: 8295111Abstract: A semiconductor memory device comprises a substrate comprising a first cell array region, a first sense circuit region, a second sense circuit region, and a second cell array region that are arranged in order from a first side to a second side. First and second bit lines are coupled to a plurality of memory cells in the first cell array region, and first and second complementary bit lines are coupled to a plurality of memory cells in the second cell array region. A first column selector is formed in the first sense circuit region and is coupled to the first bit line and the first complementary bit line. A second column selector is formed in the second sense circuit region and is coupled to the second bit line and the second complementary bit line. The first column selector and the second column selector are formed directly adjacent to each other.Type: GrantFiled: September 30, 2010Date of Patent: October 23, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Young Lee, Jung-Hwa Lee, Bong-Jin Kang
-
Patent number: 8279686Abstract: A memory circuit includes at least one memory cell for storing a charge representative of a datum. The memory cell is coupled with a word line and a first bit line. At least one bit line equalization transistor is coupled between the first bit line and a second bit line. A bit line equalization circuit is coupled with the bit line equalization transistor. The bit line equalization circuit is configured for providing a pulse to the bit line equalization transistor to substantially equalize voltages of the first bit line and the second bit line during a standby period before an access cycle of the memory cell.Type: GrantFiled: January 22, 2010Date of Patent: October 2, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuoyuan Peter Hsu, TaeHyung Jung, Douk Hyoun Ryu, Young Suk Kim
-
Patent number: 8279691Abstract: Provided is a semiconductor integrated device including a semiconductor memory circuit and a peripheral circuit of the semiconductor memory circuit. The peripheral circuit includes a first transistor having a first voltage as a breakdown voltage of a gate oxide film. The semiconductor memory circuit includes a pair of bit lines, one of the pair of bit lines being connected to a gate transistor of a memory cell, and a precharge circuit that includes a transistor having a breakdown voltage substantially equal to that of the first transistor, and precharges the pair of bit lines to a predetermined voltage in response to an activation signal. The activation signal of the precharge circuit is a second voltage higher than the first voltage.Type: GrantFiled: April 28, 2010Date of Patent: October 2, 2012Assignee: Renesas Electronics CorporationInventors: Hiroyuki Takahashi, Tetsuo Fukushi
-
Publication number: 20120230134Abstract: The disclosed embodiments provide a sense amplifier for a dynamic random-access memory (DRAM). This sense amplifier includes a bit line to be coupled to a cell to be sensed in the DRAM, and a complement bit line which carries a complement of a signal on the bit line. The sense amplifier also includes a p-type field-effect transistor (PFET) pair comprising cross-coupled PFETs that selectively couple either the bit line or the complement bit line to a high bit-line voltage. The sense amplifier additionally includes an n-type field effect transistor (NFET) pair comprising cross-coupled NFETs that selectively couple either the bit line or the complement bit line to ground. This NFET pair is lightly doped to provide a low threshold-voltage mismatch between NFETs in the NFET pair. In one variation, the gate material for the NFETs is selected to have a work function that compensates for a negative threshold voltage in the NFETs which results from the light substrate doping.Type: ApplicationFiled: November 19, 2010Publication date: September 13, 2012Applicant: RAMBUS INC.Inventors: Thomas Vogelsang, Gary B. Bronner
-
Patent number: 8264869Abstract: A semiconductor storage device includes a memory cell array in which a memory cell including an MOS capacitor is arranged; a power supply unit that supplies a plate voltage to a plate line that is coupled to a gate electrode of the MOS capacitor; and a switch that couples the plate line to a first power supply line when an access to the memory cell array is caused.Type: GrantFiled: May 13, 2010Date of Patent: September 11, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Toshiya Miyo, Atsumasa Sako
-
Patent number: 8259486Abstract: A write boost circuit provides an automatic mode control for boost with different modalities with respect to the external supply voltage and also with respect to the extent of boost required at different process corners. The write boost circuit also takes care of the minimum boost provided to process corners with good writability where less boost is required. The boost is realized in terms of ground raising in the particular context and in general applicable to all other methods.Type: GrantFiled: September 30, 2009Date of Patent: September 4, 2012Assignee: STMicroelectronics International N.V.Inventors: Ashish Kumar, Naveen Batra
-
Patent number: 8238184Abstract: A data sensing method for sensing storage data stored in a memory cell includes the steps of: biasing a sensing node and a reference node to a first voltage in response to a first control signal; discharging the sensing node and the reference node via the memory cell and a reference memory cell, respectively; enabling a latch circuit to amplify a voltage difference between the sensing node and the reference node.Type: GrantFiled: March 2, 2011Date of Patent: August 7, 2012Assignee: Macronix International Co., Ltd.Inventors: Chung-Kuang Chen, Yi-Te Shih, Chun-Hsiung Hung
-
Patent number: 8228749Abstract: A static random access memory (SRAM) and method of evaluating the same for cell stability, write margin, and read current margin. The memory is constructed so that bit line precharge can be disabled, and so that complementary bit lines for each column of cells can float during memory operations. The various tests are performed by precharging the bit lines for a column, then floating the bit lines, and while the bit lines are floating, pulsing the word lines of one or more selected cells to cause the voltage on one of the bit lines to discharge. The discharged bit line voltage is then applied to another cell, which is then read in a normal read operation to determine whether its state changed due to the discharged bit line voltage. The memory can be characterized for cell stability, write margin, and read current margin in this manner; the method can also be adapted into a manufacturing margin screen, or used in failure analysis.Type: GrantFiled: June 4, 2010Date of Patent: July 24, 2012Assignee: Texas Instruments IncorporatedInventors: Xiaowei Deng, Wah Kit Loh, Lakshmikantha V. Holla, Parvinder Kumar Rana
-
Patent number: 8218386Abstract: A dynamic random access memory (DRAM) having pairs of bitlines, each pair being connected to a first bit line sense amplifier, wordlines crossing the bitlines pairs forming an array, charge storage cells connected to the bitlines, each having an enable input connected to a wordline, the bit line sense amplifiers being connected in a two dimensional array, pairs of primary databuses being connected through first access transistors to plural corresponding bit line sense amplifiers in each row of the array, apparatus for enabling columns of the first access transistors, databus sense amplifiers each connected to a corresponding data bus pair, a secondary databus, the secondary databus being connected through second access transistors to the databus sense amplifiers, and apparatus for enabling the second access transistors, whereby each the primary databus pair may be shared by plural sense amplifiers in a corresponding row of the array and the secondary databus may be shared by plural primary databus pairs.Type: GrantFiled: November 23, 2010Date of Patent: July 10, 2012Assignee: MOSAID Technologies IncorporatedInventor: Richard C. Foss
-
Patent number: 8203896Abstract: A memory chip and method for operating the same are provided. The memory chip includes a number of pads. The method includes inputting a number of first test signals to the pads respectively, wherein the first test signals corresponding to two physically-adjacent pads are complementary; inputting a number of second test signals, respectively successive to the first test signals, to the pads, wherein the first test signal and the second test signal corresponding to each of the pads are complementary; and outputting expected data from the memory chip if the first test signals and the second test signals are successfully received by the memory chip.Type: GrantFiled: October 25, 2010Date of Patent: June 19, 2012Assignee: Macronix International Co., Ltd.Inventors: Kuen-Long Chang, Chun-Hsiung Hung, Chuan-Ying Yu, Chun-Yi Lee
-
Patent number: 8203891Abstract: A voltage sensing circuit, which is capable of controlling a pumping voltage to be stably generated in a low voltage environment, is provided. The voltage sensing circuit includes a current mirror having first and second terminals, a first switching element configured to control current on the first terminal of the current mirror by a reference voltage, a second switching element configured to control current from the second terminal of the current mirror in response to a pumping voltage, and a third switching element configured to control current sources of the first and second switching elements to receive a negative voltage.Type: GrantFiled: May 5, 2011Date of Patent: June 19, 2012Assignee: Hynix Semiconductor Inc.Inventors: Woo-Seung Han, Khil-Ohk Kang
-
Patent number: 8169813Abstract: A method for evaluating an SRAM memory cell in which the time required for designing the SRAM memory cell can be shortened by evaluating static noise margin in a shortened time. A recording medium which records an evaluation program is also provided. The coordinate conversion which rotates the coordinate axis by 45 degrees is applied to the input/output characteristic data of a first inverter of the SRAM memory cell, and the first proximity curve function is specified by fitting the input/output characteristic data of the first inverter to the proximity curve. The coordinate conversion which rotates the coordinate axis by 45 degrees is applied to the input/output characteristic data of a second inverter of the SRAM memory cell, and the second proximity curve function is specified by fitting the input/output characteristic data of the second inverter to the proximity curve.Type: GrantFiled: March 10, 2008Date of Patent: May 1, 2012Assignee: Kyushu Institute of TechnologyInventors: Kazuyuki Nakamura, Hiroki Koike
-
Patent number: 8164943Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary lower storage nodes and complementary upper storage nodes. The upper storage nodes act to limit feedback between the lower storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the lower storage nodes act to limit feedback between the upper storage nodes with the same effect. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: GrantFiled: March 30, 2010Date of Patent: April 24, 2012Inventors: Manoj Sachdev, David Rennie
-
Patent number: 8116157Abstract: An integrated circuit is disclosed. One embodiment provides a sense amplifier; a first bit line; a second bit line. A first switch is configured to connect/disconnect the first bit line to/from the sense amplifier. A second switch is configured to connect/disconnect the second bit line to/from the sense amplifier independently from the first switch.Type: GrantFiled: November 20, 2007Date of Patent: February 14, 2012Assignee: Qimonda AGInventors: Michael Bruennert, Harald Roth
-
Patent number: 8116114Abstract: A pair of access control circuits having bit line pairs wired corresponds to a same data terminal and is assigned different addresses. During a test mode, a data swap circuit prohibits swapping of connections between a pair of data terminals and a pair of data lines when one of the access control circuits is used, and swaps the connections between a pair of data terminals and a pair of data lines when the other one of the access control circuits is used. Accordingly, it is possible to give a data signal at the same logic level to bit lines with different logics from each other. Stress can be given between a contact arranged between a pair of the access control circuits and bit lines adjacent to both sides of the contact. Consequently, designing of a test pattern can be simplified, and test efficiency can be improved.Type: GrantFiled: January 8, 2010Date of Patent: February 14, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Hiroyuki Kobayashi, Daisuke Kitayama
-
Patent number: 8116149Abstract: Circuits and methods for transmitting and receiving small swing differential voltage data to and from a memory are described. A plurality of memory cells is formed in arrays within a plurality of memory banks. Each memory bank is coupled to a pair of small swing differential voltage global bit lines that extend across the memory. A small signal write driver circuit is coupled to the global bit lines and configured to output a small signal differential voltage on the global bit lines during write cycles. A global sense amplifier is coupled to the global bit line pairs and configured to output a full swing voltage on a data line during a read cycle. Methods for providing small swing global bit line signals to memory cells are disclosed. The use of small swing differential voltage signals across the memory reduces power consumption and shortens memory cycle time.Type: GrantFiled: January 14, 2010Date of Patent: February 14, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yi-Tzu Chen, Chia-Wei Su, Ming-Zhang Kuo, Chung-Cheng Chou
-
Patent number: 8107308Abstract: A semiconductor memory device is provided. A memory cell array has a plurality of memory cells connected between a plurality of word lines and a plurality of bit-line pairs. A sense amplifier unit has a plurality of sense amplifiers connected with the bit-line pairs respectively and amplifies data of the bit-line pairs to a sensing voltage level. A command decoder decodes a command applied from the outside and outputs the decoded command. A plurality of input/output (I/O) gates electrically connects the bit-line pairs with corresponding I/O line pairs in response to a voltage level applied through a plurality of corresponding column selection lines. A column decoder decodes a column address and drives at least one of the column selection lines to a plurality of different voltages levels.Type: GrantFiled: January 12, 2010Date of Patent: January 31, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Myeong-O Kim, Jae-Won Ko, Reum Oh
-
Patent number: 8081502Abstract: An integrated circuit with memory elements is provided. The memory elements may have memory element transistors with body terminals. Body bias control circuitry may supply body bias voltages that strengthen or weaken memory element transistors to improve read and write margins. The body bias control circuitry may dynamically control body bias voltages so that time-varying body bias voltages are supplied to memory element transistors. Address transistors and latch transistors in the memory elements may be selectively strengthened and weakened. Process variations may be compensated by weakening fast transistors and strengthening slow transistors with body bias adjustments.Type: GrantFiled: December 29, 2008Date of Patent: December 20, 2011Assignee: Altera CorporationInventors: Irfan Rahim, Jun Liu, Andy L. Lee, William Bradley Vest, Lu Zhou, Qi Xiang, Yanzhong Yu, Jeffrey Xiaoqi Tung, Albert Ratnakumar
-
Patent number: 8077533Abstract: In a memory (100), a local data line pair (116, 118) is precharged to a first logic state and a global data line pair (101, 104) is precharged to a second logic state. A selected memory cell is coupled to the local data line pair (116, 118) to develop a differential local data line voltage. The differential local data line voltage is subsequently amplified to form an amplified differential local data line voltage. A selected one of the global data line pair (101, 104) is driven to the first logic state in response to the amplified differential local data line voltage to form a differential global data line voltage.Type: GrantFiled: January 23, 2006Date of Patent: December 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Bradford L. Hunter, Shayan Zhang
-
Patent number: 8050114Abstract: A memory device, and method of operation of such a device, are provided. The memory device comprises an array of memory cells arranged in a plurality of rows and a plurality of columns, at least one bit line being associated with each column. Column multiplexer circuitry is coupled to the plurality of columns, for inputting write data into a selected column during a write operation and for outputting an indication of read data sensed from a selected column during a read operation. The column multiplexer circuitry comprises a single pass gate transistor per bit line, and latch circuitry is then used to detect the read data from the indication of read data output by the column multiplexer circuitry during the read operation, and to store that detected read data. Such an approach provides a particularly area efficient construction for the column multiplexer circuitry whilst enabling correct evaluation of the read data held in the addressed memory cell.Type: GrantFiled: October 14, 2008Date of Patent: November 1, 2011Assignee: ARM LimitedInventors: Nicolaas Klarinus Johannes Van Winkelhoff, Bastien Jean Claude Aghetti
-
Patent number: 8045404Abstract: A semiconductor memory device includes a memory cell array having a plurality of memory cells coupled between a plurality of word lines and a plurality of bit line pairs, a bit line selection circuit configured to transmit data between a selected bit line pair and a local input/output line pair in response to a column selection signal, a local global input/output gate circuit configured to transmit data between the local input/output line pair and a global input/output line pair in response to a local global input/output selection signal, and a controller configured to drive the word lines, output the column selection signal having a first voltage level to the bit line selection circuit, and output the local global input/output selection signal having a second voltage level that is lower than the first voltage level to the local global input/output gate circuit, in response to an external address signal and an external command.Type: GrantFiled: February 26, 2010Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Hyun Lee, Byung-Sik Moon, Seung-Bum Ko
-
Patent number: 8027218Abstract: A processor includes a cache memory that has an array, word lines, and bit lines. A control module accesses cells of the array during access cycles to access instructions stored in the cache memory. The control module performs one of a first discrete read and a first sequential read to access instructions in a first set of cells of the array that are connected to a first word line and selectively performs one of a second discrete read and a second sequential read based on a branch instruction to access instructions in a second set of cells of the array that are connected to a second word line. The second word line is different than the first word line.Type: GrantFiled: April 2, 2008Date of Patent: September 27, 2011Assignee: Marvell World Trade Ltd.Inventors: Sehat Sutardja, Jason T. Su, Hong-Yi Chen, Jason Sheu, Jensen Tjeng
-
Patent number: 8014195Abstract: A semiconductor device along with circuits including the same and methods of operating the same are described. The device comprises a memory cell including one transistor. The transistor comprises a gate, an electrically floating body region, and a source region and a drain region adjacent the body region. Data stored in memory cells of the device is inherently refreshed during hold operations.Type: GrantFiled: February 6, 2009Date of Patent: September 6, 2011Assignee: Micron Technology, Inc.Inventors: Serguei Okhonin, Mikhail Nagoga
-
Patent number: 8009493Abstract: A semiconductor memory apparatus includes a bit line pair electrically connected to a memory cell and a bit line sense amplifier for detecting and amplifying voltage levels of the bit line pair. The semiconductor memory apparatus is configured to perform a test to determine the occurrence of leakage current by deactivating the bit line sense amplifier and applying a test voltage to the bit line pair when the semiconductor memory apparatus is in test mode.Type: GrantFiled: December 9, 2009Date of Patent: August 30, 2011Assignee: Hynix Semiconductor Inc.Inventor: Eun Sung Na
-
Patent number: 8009489Abstract: A memory has a first bit line, a second bit line, and a word line. A memory cell is coupled to the word line and the first and second bit lines. A sense amplifier has a first input, a second input, a first output, and a second output. A pair of coupling transistors includes a first transistor and a second transistor. In one embodiment, the first transistor is coupled between the first bit line and the first input of the sense amplifier and the second transistor is coupled between the second bit line and the second input of the sense amplifier. A write back circuit is coupled to an output of the sense amplifier. The write back circuit writes back to the memory cell a value read from the memory cell during a read cycle.Type: GrantFiled: May 28, 2009Date of Patent: August 30, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Shayan Zhang, Jack M. Higman, Prashant U. Kenkare, Pelley H. Perry, Andrew C. Russell
-
Patent number: 8000161Abstract: A method of encoding data stored in a crossbar memory array, such as a nanowire crossbar memory array, to enable significant increases in memory size, modifies data words to have equal numbers of ‘1’ bits and ‘0’ bits, and stores the modified words together with information enabling the original data to be retrieved upon being read out from memory.Type: GrantFiled: June 30, 2008Date of Patent: August 16, 2011Assignee: University of Virginia Patent FoundationInventors: Mircea R. Stan, Adam C. Cabe