Multistage Switch Patents (Class 370/388)
-
Patent number: 8040821Abstract: A switching device includes an input stage switch group 1-1 including a plurality of input lines, an output stage switch group 1-3 including a plurality of output lines, an intermediate stage switch group 1-2 arranged between the input stage switch group and the output stage switch group, and a scheduler 1-22 deciding a signal path of each of intermediate stage switches 1-21 in the intermediate stage switch group based on information input to the respective input lines. The intermediate stage switch group is divided into a plurality of groups, a plurality of the schedulers is arranged in a distributed fashion to correspond to the plurality of groups, respectively and the schedulers operate independently of one another.Type: GrantFiled: June 2, 2006Date of Patent: October 18, 2011Assignee: NEC CorporationInventors: Junichi Higuchi, Youichi Hidaka, Mikiharu Yamashita, Yukihiro Hara
-
Publication number: 20110249672Abstract: A system for multi-chassis interconnection and a method for chassis connection are disclosed. The system includes at least three chassis; each chassis includes a first switch fabric unit (SFU) and a second SFU; the first SFU in the first chassis is connected to the first SFU in other chassis; and the second SFU in the second chassis is connected to the second SFU in other chassis. In the embodiments of the present invention, different SFUs in the chassis of the multi-chassis interconnection system are connected to different main chassis, thus overcoming the technical defect in the prior art that other chassis in the multi-chassis interconnection system are unable to exchange data when the main chassis is faulty. Therefore, in the embodiments of the present invention, other chassis in the multi-chassis interconnection system can still exchange data normally when the main chassis is faulty.Type: ApplicationFiled: June 24, 2011Publication date: October 13, 2011Inventors: Bangzhong CAI, Siwei Wang, Guoxing Yang
-
Patent number: 8035519Abstract: An office communication system provides intra-office communication within a medical or dental office, for example. The system includes a door or wall unit, a table or desk unit, and a wearable or portable unit. The door and desk units are configured to transmit and receive both infrared and radio frequency type wireless signals. The portable unit may include an infrared light transmitter configured to transmit infrared light encoded with a unique address or identifier. The system operates to non-obtrusively notify office personnel whether a practitioner has entered or is presently within a particular exam room of the office, even if a door of the exam room is closed.Type: GrantFiled: May 21, 2010Date of Patent: October 11, 2011Inventor: Andrew P. Davis
-
Patent number: 8023500Abstract: A system for process control comprises a server digital data processor and a client digital data processor that are coupled by a network, such as the Internet or an Intranet. The server digital data processor, which is additionally coupled to a control/sensing device and any associated interface equipment (collectively, referred to as “process control apparatus”), includes a command processor that transfers information between the network and the process control apparatus. The client digital data processor includes an information client (e.g., a so-called Internet web browser) capable of requesting and receiving an applet from the server digital data processor. The information client, further, defines a hardware-independent and operating system-independent virtual machine environment within the client digital data processor.Type: GrantFiled: October 30, 2007Date of Patent: September 20, 2011Assignee: Invensys Systems, Inc.Inventors: Richard L. Thibault, Bruce S. Canna, Gerald S. Couper
-
Patent number: 8018925Abstract: Systems and methods are described that provide network traffic engineering that obviate network over-provisioning by providing QoS to each traffic class. Embodiments dimension switching router LTE schedulers to ensure that each traffic class receives an appropriate QoS in terms of delay, jitter, Packet Loss Ratio and throughput. In addition to guaranteeing QoS, embodiments optimize transport cost, optimize switch-router port deployment, and work on top of IETF standards, IEEE standards, and MEF standards.Type: GrantFiled: July 28, 2010Date of Patent: September 13, 2011Assignee: AT&T Intellectual Property I, L.P.Inventor: Dimas Noriega
-
Patent number: 8009645Abstract: A method of requesting and allocating an upstream bandwidth in an RS in a multi-hop relay BWA communication system is provided. The RS receives an upstream bandwidth request message including an upstream bandwidth from at least one MS for a predetermined time period, detects the requested upstream bandwidth from the upstream bandwidth request message, calculates a total requested upstream bandwidth by summing the requested upstream bandwidth from the at least one MS, generates a new upstream bandwidth request message including the total requested upstream bandwidth, and sends the new upstream bandwidth request message to a BS.Type: GrantFiled: January 3, 2007Date of Patent: August 30, 2011Assignee: Samsung Electronics., Ltd.Inventors: Sung-Jin Lee, Jung-Je Son, Hyoung-Kyu Lim, Yeong-Moon Son, Hyun-Jeong Kang, Young-Ho Kim, Pan-Yuh Joo
-
Publication number: 20110200038Abstract: In one embodiment, an apparatus can include a policy vector module configured to retrieve a compressed policy vector based on a portion of a data packet received at a multi-stage switch. The apparatus can also include a decompression module configured to receive the compressed policy vector and configured to define a decompressed policy vector based on the compressed policy vector. The decompressed policy vector can define a combination of bit values associated with a policy.Type: ApplicationFiled: April 29, 2011Publication date: August 18, 2011Applicant: Juniper Networks, Inc.Inventors: Ramesh Panwar, Deepak Goel, Srinivasan Jagannadhan, Jean-Marc Frailong
-
Patent number: 7983253Abstract: A scalable switch, a system of switches and methods, configured to sense a carrier at the output of the respective switch. The invention intelligently, and dynamically, controls the connection of a respective switch input to a respective switch output as a function of a carrier being present, or absent, at a selected output. The present invention provides a switching system that is scalable, and not limited as are Stored Program Control (SPC) type switches.Type: GrantFiled: April 21, 2008Date of Patent: July 19, 2011Assignees: Nuon, Inc., Arizona Board of Regents for and on behalf of Arizona State UniversityInventors: Joseph Hui, David A. Daniel
-
Patent number: 7961734Abstract: In one embodiment, an apparatus can include a policy vector module configured to retrieve a compressed policy vector based on a portion of a data packet received at a multi-stage switch. The apparatus can also include a decompression module configured to receive the compressed policy vector and configured to define a decompressed policy vector based on the compressed policy vector. The decompressed policy vector can define a combination of bit values associated with a policy.Type: GrantFiled: September 30, 2008Date of Patent: June 14, 2011Assignee: Juniper Networks, Inc.Inventors: Ramesh Panwar, Deepak Goel, Srinivasan Jagannadhan, Jean-Marc Frailong
-
Patent number: 7957701Abstract: The present invention provides methods implemented in a base station having a plurality of antennas and one or more user terminals. One embodiment of the method includes receiving feedback from at least one user in response to transmitting a first frame to said at least one user. The first frame is formed by pre-coding at least one symbol using at least one first code word selected from at least one first code book associated with the at least one user. The method also includes transmitting at least one second frame to the user(s). The second frame(s) are pre-coded using at least one second codeword selected from at least one second codebook. The second codebook(s) determined based on the feedback and the first codeword(s).Type: GrantFiled: May 29, 2007Date of Patent: June 7, 2011Assignee: Alcatel-Lucent USA Inc.Inventors: Angeliki Alexiou, Federico Boccardi, Howard C Huang
-
Patent number: 7944914Abstract: The invention concerns providing a default subscription profile for controlling a roaming terminal device in a packet data based mobile communication network. A roaming terminal device requesting to use a gateway is detected. A request for a subscription profile for the roaming terminal device is sent from the gateway. A default subscription profile stored in a network element of the mobile communication network is sent to the gateway. The invention allows avoiding the need to transmit the subscription profile of the roaming terminal device from a home network of the roaming terminal device to the visited network. Thus real-time signaling and its associated delay are decreased. Furthermore, the subscription profile is accessible even when there are connection problems between the home network and the visited network.Type: GrantFiled: March 1, 2005Date of Patent: May 17, 2011Assignee: Nokia CorporationInventor: Tuija Hurtta
-
Patent number: 7940755Abstract: An architecture for a specialized electronic computer for high-speed data lookup employs a set of tiles each with independent processors and lookup memory portions. The tiles may be programmed to interconnect to form different memory topologies optimized for the particular task.Type: GrantFiled: March 19, 2009Date of Patent: May 10, 2011Assignee: Wisconsin Alumni Research FoundationInventors: Cristian Estan, Karthikeyan Sankaralingam
-
Patent number: 7929522Abstract: The creation of a variety of upgradeable scalable switching networks are set forth including multistage switching networks as well as novel multidirectional architectures. Systems and methods exploiting the properties such as fault tolerance, upgradeability with out service disruption and path redundancy are incorporated into a variety of systems. A wide range of methods for upgrading and reconfiguration the scalable switching networks are presented including manifestations of implementations of these networks and methods. Methods for designing new upgradeable scalable switching and the novel architectures derived thereof including architectures built from the redundant blocking compensated cyclic group networks are set forth.Type: GrantFiled: June 17, 2007Date of Patent: April 19, 2011Inventors: Haw-minn Lu, Alan Huang
-
Patent number: 7924052Abstract: A cluster internal routing network for use in a programmable logic device with a cluster-based architecture employs a Clos network-based routing architecture. The routing architecture is a multi-stage blocking architecture, where the number of inputs to the first stage exceeds the number of outputs from the first stage.Type: GrantFiled: January 29, 2009Date of Patent: April 12, 2011Assignee: Actel CorporationInventors: Wenyi Feng, Jonathan Greene, Sinan Kaptanoglu
-
Patent number: 7908655Abstract: A system and a method for detecting port scanning activities on a computer network. A probability variable is assigned to a device on a computer network. The probability variable indicates the probability that the device is conducting port-scanning activities. Data describing transmissions by the device during multiple intervals of time is accessed, and, for each of the time intervals, a determination is made concerning whether or not the device conducted port-scanning activities. Based on these determinations, the probability variable is updated for each of the time intervals.Type: GrantFiled: August 16, 2005Date of Patent: March 15, 2011Assignee: Sprint Communications Company L.P.Inventors: Supratik Bhattacharyya, Avinash Sridharan, Tao Ye
-
Patent number: 7907606Abstract: Cells which arrive in random sequence from the asynchronously operating exchange parts are restored into the original by a small amount of hardware. Distributing parts as inputs of a switch fabric manage serial numbers continuous for each destination. The distributing part divides an inputted variable length packet into fixed length cells, adds serial numbers corresponding to destinations to the cells, and outputs the cells to the exchange parts. The respective exchange parts deliver the cells to the objected destinations. Alignment parts as outputs of the switch fabric classify the reception cells by the number of the distributing part, and compare an expected serial number managed by the alignment part with a serial number of the destination (alignment part) of the reception cell. An identical one is stored in an aligned FIFO queue, and cells of from a packet start cell to a packet end cell are taken out.Type: GrantFiled: November 19, 2008Date of Patent: March 15, 2011Assignee: ALAXALA Networks CorporationInventors: Michitaka Okuno, Mitsuo Yamamoto, Isao Kimura
-
Patent number: 7898964Abstract: Systems and methods are provided for monitoring messages through a plurality of queues. Information associated with a channel entry of a message exiting a first queue is obtained. Information associated with the channel entry of the message exiting a second queue is obtained. The information is communicated to a monitoring component for the message. The information from the monitoring component is displayed to enable a user to determine a queue status.Type: GrantFiled: October 10, 2007Date of Patent: March 1, 2011Assignee: Sprint Communications Company L.P.Inventors: Kenneth D. Glenn, Robert K. House, Alan S. Krause, Cindy S. Tam
-
Publication number: 20110044329Abstract: A generalized multi-link multi-stage network comprising (2×logd N)?1 stages is operated in strictly nonblocking manner for unicast includes an input stage having N/d switches with each of them having d inlet links and 2×d outgoing links connecting to second stage switches, an output stage having N/d switches with each of them having d outlet links and 2×d incoming links connecting from switches in the penultimate stage. The network also has (2×logd N)?3 middle stages with each middle stage having N/d switches, and each switch in the middle stage has 2×d incoming links connecting from the switches in its immediate preceding stage, and 2×d outgoing links connecting to the switches in its immediate succeeding stage. Also the same generalized multi-link multi-stage network is operated in rearrangeably nonblocking manner for arbitrary fan-out multicast and each multicast connection is set up by use of at most two outgoing links from the input stage switch.Type: ApplicationFiled: May 22, 2008Publication date: February 24, 2011Inventor: Venkat Konda
-
Publication number: 20110044328Abstract: Source circuits (10) produce messages that may each be processed by any one of a plurality of processing circuits (14). A network of distributor circuits is provided between the source circuits and the processing circuits (14). Local decisions by the distributor circuits in the network decide for each message to which one of the processing circuits the message will be routed. Messages are supplied to at least two parallel distributor circuits. These distributor circuits (12a) select from further distributor circuits (12b) in the network on the basis of current availability of individual ones of the further distributor circuits (12b). The respective messages are in turn forwarded from the selected further distributor circuits (12b) to data processing circuits (14) along routes selected by the selected further distributor circuits (12b) on the basis of current availability of the data processing circuits (14) and/or subsequent distributor circuits (12c) in the network.Type: ApplicationFiled: July 7, 2008Publication date: February 24, 2011Inventor: Cornelis H. Van Berkel
-
Publication number: 20110019666Abstract: The present invention discloses an apparatus to implement a m=n Non-Blocking Minimal Spanning Switch, where n=the total number of data input signals and m=the total number of data output signals and m=the number of crossbar connections in each switch. Data is input to the switch as a plurality of frames, whereby each crossbar connection contains a framer which detects framing patterns in the data. Skewed data is re-aligned and buffered so that the data output by each crossbar connection is equal and identical, thus any crossbar connection may be used to ensure a connection, eliminating the possibility of data interrupts.Type: ApplicationFiled: September 4, 2009Publication date: January 27, 2011Applicant: Avalon Microelectronics, Inc.Inventor: Wally Haas
-
Patent number: 7864757Abstract: A packet switch having plural input sectors and output sectors, each input sector being arranged to hold at least one queue per output sector, each output sector having plural output ports and being arranged to hold at least one queue per output port wherein the input sectors are connected to the output sectors via links configured to afford speed-up of data transfer, wherein the links comprise a set of links, and wherein the switch has means for cyclically connecting different subsets of the set of links between the input sectors and the output sectors, and means responsive to statistical variations in traffic applied to input ports of said input sectors to vary the set of links.Type: GrantFiled: April 16, 2003Date of Patent: January 4, 2011Assignee: Cambridge University Technical Services LimitedInventors: Trevor James Hall, William Alden Crossland
-
Patent number: 7852836Abstract: A system and method for routing packets from one node to another node in a system having a plurality of nodes connected by a network. A node router is provided in each node, wherein the node router includes a plurality of network ports, including a first and a second network port, wherein each network port includes a communications channel for communicating with one of the other network nodes, a plurality of virtual channel input buffers and a plurality of virtual channel staging buffers, wherein each of the virtual channel staging buffers receives data from one of the plurality of input buffers.Type: GrantFiled: October 31, 2007Date of Patent: December 14, 2010Assignee: Cray Inc.Inventors: Steven L. Scott, Dennis C. Abts, Gregory Hubbard
-
Patent number: 7849225Abstract: A system, device, and method for managing communication services in an optical communication system utilizes a optical service agent (OSA) that operates within the domain of the network user and manages various communication services on behalf of the network user. The OSA interacts with the optical communication network to obtain various communication services and manages those communication services for the network user based upon predetermined parameters defined by the network user. An authenticated auto-discovery mechanism is used to automatically identify and authenticate OSA-enabled users and to distribute information between peer OSA-enabled users. A peer-to-peer signaling mechanism is used to extend OSA functionality to OSA-enabled users that do not interface directly with the optical communication network.Type: GrantFiled: August 15, 2001Date of Patent: December 7, 2010Assignee: Ciena CorporationInventors: Bruce A. Schofield, William R. Hawe, Paul D. Callahan, Indermohan S. Monga, Stephen Suryaputra, Andre N. Fredette
-
Patent number: 7844230Abstract: An integrated multimode radio includes a multimode receiver and a multimode transmitter. The multimode receiver includes a shared receiver front-end, a receiver multiplexor, and a plurality of receiver IF stages. The multimode transmitter includes a shared transmitter front-end, a transmitter multiplexor, and a plurality of transmitter IF stages.Type: GrantFiled: June 26, 2009Date of Patent: November 30, 2010Assignee: Broadcom CorporationInventors: Hooman Darabi, Brima Ibrahim, Ahmadreza Rofougaran
-
Patent number: 7843905Abstract: A modular optical switch includes a set of optical switch modules connected in a mesh, a master controller for the whole optical node and a switch-module controller for each of the optical switch modules. The optical switch modules receive optical signals from, and transmit optical signals to, edge nodes based on connection requests received from the edge nodes. The master controller acts to select a path, using a simple or compound time-slot matching process, through the mesh of switch modules for each optical signal related to a connection request. Advantageously, the optical switch modules are fast switching, enabling the use of time-sharing schemes such as TDM, and the modular optical core node is made practical by efficient path selection at the master controller. A hybrid modular switch may include both optical and electronic switch modules, a master controller, and a switch-module controller for each of the switch modules.Type: GrantFiled: May 3, 2007Date of Patent: November 30, 2010Assignee: Nortel Networks LimitedInventor: Maged E. Beshai
-
Patent number: 7843908Abstract: A configuration scheme for IQC switches that hierarchizes the matching process reduces configuration complexity by performing routing first and port matching afterwards in a three-stage Clos-network switch. This scheme applies the reduction concept of Clos networks to the matching process. This, in turn, results in a feasible size of schedulers for up to Exabit-capacity switches, an independent configuration of the middle stage modules from port matches, a reduction of the matching communication overhead between different stages, and a release of the switching function to the last-stage modules in a three-stage switch. The switching performance of the proposed approach using weight-based and weightless selection schemes is high under uniform and non-uniform traffic. The number of stages of a Clos-network switch can be reduced to two.Type: GrantFiled: June 6, 2008Date of Patent: November 30, 2010Inventors: Roberto Rojas-Cessa, Chuan-Bi Lin
-
Patent number: 7840692Abstract: A system, device, and method for bandwidth management in an optical communication system uses an optical service agent to provide bandwidth management services on behalf of a user. The optical service agent may monitor bandwidth utilization on a connection, control bandwidth utilization on a connection, obtain additional bandwidth for a connection, relinquish excess bandwidth for a connection, and allocate bandwidth among multiple connections, to name but a few. The optical service agent may interact with an optical communication network and/or various peer users in order to obtain and reserve communication services.Type: GrantFiled: August 15, 2001Date of Patent: November 23, 2010Assignee: Ciena CorporationInventors: Indermohan S. Monga, Stephen Suryaputra, Bruce A. Schofield
-
Patent number: 7835357Abstract: In one embodiment, a method, comprising producing a first policy vector based on a first portion of a data packet received at a multi-stage switch. The method also includes producing a second policy vector based on a second portion of the data packet different than the first portion of the data packet. A third policy vector is produced based on a combination of at least the first policy vector and at least the second policy vector. The third policy vector including a combination of bit values configured to trigger an element at the multi-stage switch to process the data packet.Type: GrantFiled: September 30, 2008Date of Patent: November 16, 2010Assignee: Juniper Networks, Inc.Inventors: Ramesh Panwar, Deepak Goel, Srinivasan Jagannadhan, Jean-Marc Frailong
-
Patent number: 7812709Abstract: An office communication system provides intra-office communication within a medical or dental office, for example. The system includes a door or wall unit, a table or desk unit, and a wearable or portable unit. The door and desk units are configured to transmit and receive both infrared and radio frequency type wireless signals. The portable unit may include an infrared light transmitter configured to transmit infrared light encoded with a unique address or identifier. The system operates to non-obtrusively notify office personnel whether a practitioner has entered or is presently within a particular exam room of the office, even if a door of the exam room is closed.Type: GrantFiled: July 13, 2007Date of Patent: October 12, 2010Inventor: Andrew Peter Davis
-
Patent number: 7813337Abstract: Methods and systems for processing packets in data network using multistage classification are disclosed. An example method for processing packets includes receiving a data packet at a first processing stage and examining the packet at the first processing stage to determine a first attribute of the packet. Based on the first attribute, a first classification is assigned to the packet. In the example method, the packet and the first classification are communicated from the first processing stage to a second processing stage and the packet is examined at the second processing stage to determine a second attribute of the packet. Based on the second attribute, a second classification is assigned to the packet. The example method further includes processing the packet based on the first classification and the second classification.Type: GrantFiled: February 28, 2007Date of Patent: October 12, 2010Assignee: Broadcom CorporationInventors: Bora Akyol, Puneet Agarwal, Brian Baird, Venkateshwar Buduma, Mohan Kalkunte
-
Patent number: 7796501Abstract: The present invention combines switching and control functions on a single module while avoiding requirements to synchronize working and standby switch configuration information. The present invention eliminates the idea of redundant working and standby control/switching modules and instead, distributes the switching/control functions across two (primary and secondary) modules, where in the nominal (not failed) case the primary module contains the active control component and the secondary module contains the active switching component. In the failed case, both the switching and control functions reside on one module.Type: GrantFiled: December 12, 2007Date of Patent: September 14, 2010Assignee: Ciena CorporationInventors: John Oltman, Manuel Damas, Jeffrey M. Bushman
-
Patent number: 7787446Abstract: A system for controlling egress buffer saturation includes, for each data packet flow, a comparator for comparing the number of data packets ‘WPC’ temporarily stored within an egress buffer to a predefined threshold value ‘WPCth’. The packet sequence number ‘PSNr’ of a last received in-sequence data packet and each highest packet sequence number ‘HPSNj’ received through respective ones of the plurality of switching planes is stored. By comparing the last received in-sequence packet sequence number ‘PSNr’ to each highest packet sequence number ‘HPSNj’ when the number of data packets ‘WPC’ exceeds the predefined threshold value ‘WPCth’ a determination as to which switching plane(s), among the plurality of switching planes, to unstop the flow of data packets can be made.Type: GrantFiled: May 23, 2008Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Francois Le Maut, Rene Glaise, Michel Poret, Rene Gallezot
-
Patent number: 7787363Abstract: A fault-tolerant stack of low cost switches each having only two dual-purpose uplinks is enabled by utilizing a specified topology for connecting the uplinks and implementing a recovery algorithm on each switch.Type: GrantFiled: January 21, 2005Date of Patent: August 31, 2010Assignee: Cisco Technology, Inc.Inventors: Charles T. Yager, James W. Edwards, III, Craig A. Zimmerman, Gurinderjit Chahal
-
Patent number: 7768302Abstract: A scalable non-blocking switching network (SN) having switches and intermediate (stages of) conductors that are used to connect a first plurality of conductors to other multiple sets of conductors in a generally unrestricted fashion within respective interconnect resources constraints. The SN can be applied in a wide range of applications, in tandem or hierarchically, to provide a large switch network used in network, routers, and programmable logic circuits. The SN is used to connect a first set of conductors, through the SN, to multiple sets of conductors in a given logic circuit hierarchy whereby the conductors in each of the multiple sets are equivalent or exchangeable, which in term, by construction, makes the first set of conductors equivalent when used in the next level of circuit hierarchy. The SN is scalable for large sized sets of conductors and can be used hierarchically to enable programmable interconnections among large sized circuits.Type: GrantFiled: May 26, 2009Date of Patent: August 3, 2010Assignee: Advantage Logic, Inc.Inventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 7764672Abstract: Disclosed is a packet communication device capable of flexibly adding a function easily without suspending the service. To the switch element (SWE), the interface element (IFE) and the controller (CTRL) are connected. The function processor (FP) can be connected to SWE in accordance with the necessary function and number. In the IFE, it is judged what kind of functional processing is required for an incoming packet, and through which output IFE, the transmission is performed to the outside, and the forwarding information when the packet is forwarded within the packet device on the basis of the judgment result will be imparted to the packet.Type: GrantFiled: January 20, 2004Date of Patent: July 27, 2010Assignee: Hitachi, Ltd.Inventor: Norihiko Moriwaki
-
Publication number: 20100183003Abstract: A method and apparatus are provided for horizontally slicing a multi-stage switching fabric having transmission inputs and transmission outputs to and from the switch fabric. The switching fabric includes switch elements arranged in at least first and second stages, each switch element having element inputs and outputs with each switch element being configured to join one of the element inputs with an associated one of the element outputs. The switch fabric includes a first logic device that contains a stage-1 subset of the switch elements that is arranged within, and configured to operate as part of, the first stage. The first logic device also contains a stage-2 subset of the switch elements arranged within, and configured to operate as part of, the second stage. The switch fabric includes a second logic device that contains a stage-1 subset of the switch elements that is arranged within, and configured to operate as part of, the first stage.Type: ApplicationFiled: January 15, 2010Publication date: July 22, 2010Applicant: Tellabs Operations, Inc.Inventors: Thomas E. Ryan, Mark E. Boduch, John B. Kenney
-
Patent number: 7751319Abstract: In a method for classifying data packet units, each comprising a group of data packet parameters which comprises a plurality of data packet parameters, a subgroup of data packet parameters for configuring a classification key is selected, the data packet units are divided into data packet classes on the basis of the classification key and a selected classification algorithm, and the data packet units are allocated to further data packet parameters which correspond to the respective data packet class.Type: GrantFiled: September 28, 2006Date of Patent: July 6, 2010Assignee: Infineon Technologies AGInventors: Matthias Heink, Raimar Thudt, Charles Bry, Taro Kamiko, Franz-Josef Schafer
-
Publication number: 20100165984Abstract: In some embodiments, an apparatus includes a first housing, a second housing and at least one cable. The first housing includes a first interface card of a switch fabric. The second housing includes a second interface card of the switch fabric and a third interface card of the switch fabric. The second interface card of the switch fabric is operatively and physically coupled to the third interface card of the switch fabric via a midplane. The second interface card defines a plane that is nonparallel to the a plane defined by the third interface card and a plane defined by the midplane. The plane defined by the third interface card is nonparallel to the plane defined by the second interface card and the plane defined by the midplane. The cable is configured to operatively couple the first interface card to the second interface card.Type: ApplicationFiled: December 29, 2008Publication date: July 1, 2010Inventors: Gunes Aybay, Jaya Bandyopadhyay, Jean-Marc Frailong, Pradeep Sindhu, Philip A. Thomas, Anjan Venkatramani
-
Publication number: 20100165843Abstract: In some embodiments, an apparatus includes a module within a first stage of a switch fabric, a module within a second stage of the switch fabric, and a module within a third stage of the switch fabric. The module within the first stage is configured to send data to the module within the second stage. The module within the second stage is configured to send data to the module within the third stage. The module within the second stage is configured to send a first suspension indicator to the module within the third stage. The module within the third stage is configured to send a second suspension indicator to the module within the first stage in response to the first suspension indicator. The module within the first stage is configured to stop sending data to the module within the second stage in response to the second suspension indicator.Type: ApplicationFiled: December 29, 2008Publication date: July 1, 2010Inventor: Philip A. Thomas
-
Publication number: 20100165983Abstract: In some embodiments, an apparatus includes a first housing, a second housing and at least one cable. The first housing includes a first interface card of a switch fabric. The second housing includes a second interface card of the switch fabric and a third interface card of the switch fabric. The second interface card of the switch fabric is operatively and physically coupled to the third interface card of the switch fabric via a midplane. The second interface card defines a plane that is nonparallel to the a plane defined by the third interface card and a plane defined by the midplane. The plane defined by the third interface card is nonparallel to the plane defined by the second interface card and the plane defined by the midplane. The cable is configured to operatively couple the first interface card to the second interface card.Type: ApplicationFiled: December 29, 2008Publication date: July 1, 2010Inventors: Gunes Aybay, Jaya Bandyopadhyay, Jean-Marc Frailong, Pradeep Sindhu, Philip A. Thomas, Anjan Venkatramani
-
Publication number: 20100150147Abstract: A network, including: a first tile having a processor, a first top brick connected to the processor, a first bottom brick, and a first intermediate brick; a second tile having a second intermediate brick and a second bottom brick; multiple connections connecting the first top brick with the second intermediate brick and the first intermediate brick with the second bottom brick using a passthrough on an intermediate tile between the first and second tiles, where the first, the intermediate, and the second tiles are positioned in a row; and a third tile having a plurality of caches connected to a third bottom brick, where the second and third tiles are positioned in a column, and the first bottom brick, the second bottom brick, and the third bottom brick belong to a bottom layer of the network, and where the first and second intermediate bricks belong to an intermediate layer of the network.Type: ApplicationFiled: December 15, 2008Publication date: June 17, 2010Applicant: SUN MICROSYSTEMS, INC.Inventor: Puneet Khanduri
-
Publication number: 20100135286Abstract: A multi-stage network comprising (2×logd N)?1 stages is operated in strictly nonblocking manner for unicast includes an input stage having N/d switches with each of them having d inlet links and 2×d outgoing links connecting to second stage switches, an output stage having N/d switches with each of them having d outlet links and 2×d incoming links connecting from switches in the penultimate stage. The network also has (2×logd N)?3 middle stages with each middle stage having 2 × N d switches, and each switch in the middle stage has d incoming links connecting from the switches in its immediate preceding stage, and d outgoing links connecting to the switches in its immediate succeeding stage. Also the same multi-stage network is operated in rearrangeably nonblocking manner for arbitrary fan-out multicast and each multicast connection is set up by use of at most two outgoing links from the input stage switch.Type: ApplicationFiled: March 6, 2008Publication date: June 3, 2010Inventor: Venkat Konda
-
Patent number: 7728444Abstract: A difference in delay of signal transmission due to the wiring within a board is minimized. A wiring board includes wiring for connecting terminals included in one of a plurality of semiconductor chips to terminals included in another one of the plurality of semiconductor chips, through branch points. Each of the plurality of semiconductor chips includes first and second terminals. Moreover, a first wiring up to the first terminals and a second wiring up to the second terminals are in a positional relationship of being shifted parallel to each other in a planar direction of the wiring board so as not to come into electrical contact with each other.Type: GrantFiled: January 9, 2008Date of Patent: June 1, 2010Assignee: NEC Electronics CorporationInventor: Akimori Hayashi
-
Patent number: 7715311Abstract: The initial transmission of data packets in a point-to-multipoint communication network may often be delayed when retransmissions of erroneously decoded data packets are required. According to an aspect of the present invention, point-to-multipoint data transmission and retransmission of erroneously decoded data from a transmitting station to a plurality of receiving stations is performed, where retransmitted data is sent via at least one communication channel, which is different from the one used for the initially transmitted data. Advantageously, due to this there may be no need for further communication between the transmitting station and the receiving stations. Furthermore, according to an aspect of the present invention, the initial transmission of data packets is not delayed by retransmissions.Type: GrantFiled: August 19, 2004Date of Patent: May 11, 2010Assignee: Koninklijke Philips Electronics N.V.Inventor: Christoph Herrmann
-
Patent number: 7706361Abstract: A multistage interconnect network (MIN) capable of supporting massive parallel processing, including point-to-point and multicast communications between processor modules (PMs) which are connected to the input and output ports of the network. The network is built using interconnected switch nodes arranged in 2 [logb N] stages, wherein b is the number of switch node input/output ports, N is the number of network input/output ports and [logb N] indicates a ceiling function providing the smallest integer not less than logb N. The additional stages provide additional paths between network input ports and network output ports, thereby enhancing fault tolerance and lessening contention.Type: GrantFiled: September 20, 2005Date of Patent: April 27, 2010Assignee: Teradata US, Inc.Inventors: Robert J. McMillen, M. Cameron Watson, David J. Chura
-
Patent number: 7707280Abstract: Methods and systems for identifying communication circuits are disclosed. In particular a communication circuit communicatively couples a first node to a second node. A virtual circuit identification is then obtained based on a first address associated with the first node and a second address associated with the second node. The communication circuit is then identified based on the virtual circuit identification.Type: GrantFiled: November 29, 2004Date of Patent: April 27, 2010Assignee: AT&T Intellectual Property I, L.P.Inventors: Jorey Pascasio, William Healy
-
Publication number: 20100098070Abstract: A multistage switch control circuit allows unit switches to be set at a higher speed than conventional multistage switch control circuits. Higher-order half first and second control elements are connected to a first section of a bus to form a first cluster, while lower-order half third and fourth control elements are connected to a second section of the bus to form a second cluster. A bus switch which functions as a cluster formation means is arranged between the first section and the second section of the bus to perform the connection/separation of the first section and the second section. The first to fourth control elements transmit switch control signals to corresponding unit switches, respectively, in each stage.Type: ApplicationFiled: December 20, 2007Publication date: April 22, 2010Inventors: Hitoshi Obara, Masato Sakata
-
Patent number: 7693142Abstract: A scalable router-switch comprises a plurality of switch units each having consolidation means for data disassembling and reassembling. The switch units are arranged into switch modules and the switch units of each switch module are interconnected through a dual rotator to form a contention-free temporal mesh.Type: GrantFiled: December 14, 2006Date of Patent: April 6, 2010Inventor: Maged E. Beshai
-
Patent number: 7688815Abstract: An interconnect switch stores data messages received from one or more source devices and prioritizes the data messages received from each source device based on the order that the data messages were received from the source device. For each available destination device associated with the interconnect switch, the interconnect switch identifies the data messages with the highest priority that are to be routed to the available destination device and selects one of the identified data messages for the available destination device. The interconnect switch then routes the selected data messages to the available destination devices.Type: GrantFiled: August 17, 2004Date of Patent: March 30, 2010Assignee: BarracudaNetworks IncInventors: Jan Bialkowski, Wing Cheung
-
Patent number: RE42600Abstract: A pipeline-based matching scheduling approach for input-buffered switches relaxes the timing constraint for arbitration with matching schemes, such as CRRD and CMSD. In the new approach, arbitration may operate in a pipelined manner. Each sub-scheduler is allowed to take more than one time slot for its matching. Every time slot, one of them provides a matching result(s). The sub-scheduler can use a matching scheme such as CRRD and CMSD.Type: GrantFiled: September 6, 2007Date of Patent: August 9, 2011Assignee: Polytechnic UniversityInventors: Eiji Oki, Hung-Hsiang Jonathan Chao, Roberto Rojas-Cessa