Decision Feedback Equalizer Patents (Class 375/233)
  • Patent number: 11831477
    Abstract: An information handling system includes a first component including a transmitter for a high-speed serial data interface, and a second component including a receiver for the high-speed serial data interface. The receiver includes an equalization stage and a decision feedback equalization (DFE) stage. The equalization stage has an input to configure the equalization stage in one of a first low equalization state and a first high equalization state. The DFE stage has a plurality of tap inputs. The first component provides a plurality of training runs on the high-speed serial data interface.
    Type: Grant
    Filed: April 4, 2022
    Date of Patent: November 28, 2023
    Assignee: Dell Products L.P.
    Inventors: Vijender Kumar, Douglas Wallace, Bhyrav Mutnury, Sukumar Muthusamy
  • Patent number: 11824690
    Abstract: Embodiments provide a data sampling circuit and a data sampling device. The sampling circuit includes: a first sampling module configured to respond to a signal from a data signal terminal and a signal from a reference signal terminal and to act on a first node and a second node; a second sampling module configured to respond to a signal from the first node and a signal from the second node and to act on a third node and a fourth node; a latch module configured to input a high level signal to a first output terminal and input a low level signal to a second output terminal or input the low level signal to the first output terminal and input the high level signal to the second output terminal according to a signal from the third node and a signal from the fourth node; and a decision feedback equalization module.
    Type: Grant
    Filed: December 6, 2022
    Date of Patent: November 21, 2023
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Jianfei Hu
  • Patent number: 11777766
    Abstract: Disclosed herein are a signal receiving apparatus capable of improving signal compensation performance and a signal processing method thereof. The signal receiving apparatus includes a terminal configured to receive a signal from an external device; and an equalizer configured to reduce inter-symbol interference of the signal received through the terminal. A swing level of an output signal output from the equalizer is maintained in a preset range.
    Type: Grant
    Filed: July 1, 2022
    Date of Patent: October 3, 2023
    Assignee: LG ELECTRONICS INC.
    Inventor: Eunkwang Jang
  • Patent number: 11756598
    Abstract: An electronic device includes a dock dividing circuit configured to generate sampling clocks, alignment clocks and output clocks by dividing a frequency of a write clock; and a data alignment circuit configured to, in a first operation mode, receive input data having any one level among a first level to a fourth level and generate alignment data by aligning the input data in synchronization with the sampling clocks, the alignment clocks and the output clocks, and to, in a second operation mode, receive the input data having any one level of the first level and the fourth level and generate the alignment data by aligning the input data in synchronization with the sampling clocks, the alignment clocks and the output clocks.
    Type: Grant
    Filed: September 10, 2021
    Date of Patent: September 12, 2023
    Assignee: SK hynix Inc.
    Inventors: Gang Sik Lee, Joo Hyung Chae
  • Patent number: 11716097
    Abstract: Example systems, read channel circuits, data storage devices, and methods to provide signal correction based on soft information in a read channel are described. The read channel circuit includes a soft output detector, such as a soft output Viterbi algorithm (SOVA) detector, and a signal correction circuit. The soft output detector passes detected data bits and corresponding soft information to the signal correction circuit. The signal correction circuit uses the soft information to determine a signal correction value, which is combined with input signal to return a corrected signal to the soft output detector for a next iteration. In some configurations, the signal correction value may compensate for DC offset, AC coupling poles, and/or signal asymmetries to reduce baseline wander in the read channel.
    Type: Grant
    Filed: December 29, 2021
    Date of Patent: August 1, 2023
    Assignee: Western Digital Technologies, Inc.
    Inventors: Richard Galbraith, Niranjay Ravindran, Iouri Oboukhov, Pradhan Bellam, Henry Yip, Jonas Goode, Weldon M. Hanson
  • Patent number: 11716190
    Abstract: Methods and systems are described for receiving a plurality of signals corresponding to symbols of a codeword on a plurality of wires of a multi-wire bus, and responsively generating a plurality of sub-channel outputs using a plurality of multi-input comparators (MICs) connected to the plurality of wires of the multi-wire bus, generating a plurality of wire-specific skew control signals, each wire-specific skew control signal of the plurality of wire-specific skew control signals generated by combining (i) one or more sub-channel specific skew measurement signals associated with corresponding sub-channel outputs undergoing a transition and (ii) a corresponding wire-specific transition delta, and providing the plurality of wire-specific skew control signals to respective wire-skew control elements to adjust wire-specific skew.
    Type: Grant
    Filed: June 21, 2022
    Date of Patent: August 1, 2023
    Assignee: KANDOU LABS, S.A.
    Inventor: Ali Hormati
  • Patent number: 11711245
    Abstract: An apparatus includes an equalization circuit, an error prediction circuit, a sequence estimation circuit, and a selection circuit. The equalization circuit is configured to generate a first data sequence and a first equalized signal from an input signal received through a channel. The error prediction circuit is configured to predict an error based on the first equalized signal when the error is predicted. When the error is predicted, the sequence estimation circuit is configured to generate a second data sequence from the first data sequence and the predicted error. The selection circuit is configured to output the second data sequence when the predicted error is determined to be an actual error and to otherwise output the first data sequence.
    Type: Grant
    Filed: April 29, 2021
    Date of Patent: July 25, 2023
    Assignees: SAMSUNG ELECTRONICS CO., LTD., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITY
    Inventors: Youngseob Suh, Byungwook Cho, Donghyuk Lim, Junghoon Chun
  • Patent number: 11706059
    Abstract: Selection of equalization coefficients to configure a communications link between a receiver in a host system and a transmitter in an optical or electrical communication module is performed by a management entity with access to management registers in the receiver and transmitter. Continuous modification of the selected equalization coefficients is enabled on the communications link after the communications link is established to handle varying operating conditions such as temperature and humidity.
    Type: Grant
    Filed: January 11, 2022
    Date of Patent: July 18, 2023
    Assignee: Intel Corporation
    Inventor: Adee Ofir Ran
  • Patent number: 11688381
    Abstract: The present disclosure presents a feedback active noise control system and strategy with online secondary-path modeling, and belongs to the technical field of active noise control. The linear prediction subsystem takes the residual noise as its input and separates the remaining sinusoidal noise from the broadband noise. The remaining sinusoidal noise is used effectively not only to update the controller but also to scale the auxiliary noise, while the broadband noise serves as a desired input of online secondary-path modeling subsystem. In this way, the coupling between the controller and the online secondary-path modeling subsystem is significantly mitigated, leading to both faster convergence and improved noise reduction performance. A practical scheme for refreshing the entire system is also developed to enhance its robustness against even abrupt changes with the secondary path or the primary noise.
    Type: Grant
    Filed: November 1, 2022
    Date of Patent: June 27, 2023
    Assignee: JIANGNAN UNIVERSITY
    Inventors: Yaping Ma, Yegui Xiao, Dinghui Wu, Linbo Xie, Xin Wang
  • Patent number: 11677597
    Abstract: A wireless communication device includes an estimation observation unit that observes a channel condition by estimating a tendency of a long delay wave and a channel fluctuation from a received signal in which a training signal is added to a data frame, a first equalizer that compensates for the received signal, a second equalizer that compensates for the received signal with a property of having a higher long delay wave tolerance and a lower channel fluctuation tolerance than the first equalizer, and a control unit that performs control which switches such that the first equalizer or the second equalizer performs compensation for the received signal, on the basis of the channel condition observed by the estimation observation unit.
    Type: Grant
    Filed: May 21, 2019
    Date of Patent: June 13, 2023
    Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATION
    Inventors: Hayato Fukuzono, Keita Kuriyama, Tomohiro Tokuyasu, Tsutomu Tatsuta
  • Patent number: 11675732
    Abstract: Methods and systems are described for receiving an input data voltage signal at a first data decision circuit of set of pipelined data decision circuits, receiving an aggregate decision feedback equalization (DFE) correction current signal from a first analog current summation bus, the aggregate DFE correction current signal comprising a plurality of DFE tap-weighted currents from respective other data decision circuits of the set of pipelined data decision circuits, determining a data output decision value based on the received input data voltage signal and the received aggregate DFE correction current signal, and generating at least one outbound DFE tap-weighted current on at least one other analog current summation bus connected to at least one other data decision circuit of the set of pipelined data decision circuits.
    Type: Grant
    Filed: June 15, 2021
    Date of Patent: June 13, 2023
    Assignee: KANDOU LABS, S.A.
    Inventor: Armin Tajalli
  • Patent number: 11671286
    Abstract: A receiver utilizes loop-unrolled decision feedback equalization (DFE). For each sample, two comparators, each configured with different thresholds, sample an input signal. The output of one of these comparators is selected and used as the output of the receiver and may be optionally input to additional DFE circuitry. The output of the other (non-selected) comparator is used to adjust an input offset voltage of that same comparator. Adjustments to the offset voltages of the comparators may be based on a statistical analysis of the respective outputs of the two comparators when not selected. Adjustments to the offset voltages of the comparators may be based on comparisons between the respective outputs of the two comparators when not selected to the outputs of a reference comparator that has been calibrated for minimal or zero offset.
    Type: Grant
    Filed: December 10, 2019
    Date of Patent: June 6, 2023
    Assignee: Rambus Inc.
    Inventors: Mohammad Sadegh Jalali, Marcus Van Ierssel
  • Patent number: 11652673
    Abstract: An apparatus and method for providing a decision feedback equalizer are disclosed herein. In some embodiments, a method and apparatus for reduction of inter-symbol interference (ISI) caused by communication channel impairments is disclosed. In some embodiments, a decision feedback equalizer includes a plurality of delay latches connected in series, a slicer circuit configured to receive an input signal from a communication channel and delayed feedback signals from the plurality of delay latches and determine a logical state of the received input signal, wherein the slicer circuit further comprises a dynamic threshold voltage calibration circuit configured to regulate a current flow between output nodes of the slicer circuit and ground based on the received delayed feedback signal and impulse response coefficients of the communication channel.
    Type: Grant
    Filed: February 22, 2022
    Date of Patent: May 16, 2023
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Shu-Chun Yang, Wen-Hung Huang
  • Patent number: 11646917
    Abstract: An equalizing circuit includes a first current summer that receives a data signal and a first plurality of feedback signals, a first multiplexer that selects a first sampling clock signal from a plurality of clock signals using a signal that indicates a mode of operation of the equalizing circuit, and a first slicer that samples the output of the first current summer in accordance with timing provided by the first sampling clock signal. The equalizing circuit can have a second current summer that receives the data signal and a second plurality of feedback signals, a second multiplexer that selects a second sampling clock signal from the plurality of clock signals using the signal that indicates the mode of operation of the equalizing circuit, and a second slicer that samples the output of the second current summer according to timing provided by the second sampling clock signal.
    Type: Grant
    Filed: December 28, 2021
    Date of Patent: May 9, 2023
    Assignee: QUALCOMM INCORPORATED
    Inventors: Younwoong Chung, Yu Song, Minghsien Tsai, Zhi Zhu
  • Patent number: 11579192
    Abstract: An error rate measuring apparatus includes a data transmission unit that transmits a test signal of a known pattern and a parameter value defined by a communication standard to a device under test, and a bit error measurement unit that measures a bit error of a signal transmitted from the device under test. The data transmission unit sequentially changes the parameter value and transmits the parameter value to the device under test. The bit error measurement unit measures a bit error of a signal transmitted from the device under test corresponding to the parameter value. The error rate measuring apparatus further includes a discrimination unit that discriminates a parameter value at which the number of bit errors is the least in a measurement result of the bit error measurement unit, as an optimum value of emphasis of an output waveform of the device under test.
    Type: Grant
    Filed: July 8, 2021
    Date of Patent: February 14, 2023
    Assignee: ANRITSU CORPORATION
    Inventors: Hisao Kidokoro, Hiroyuki Inaba
  • Patent number: 11582074
    Abstract: Optimized continuous time linear equalization (CTLE) circuit parameters for a received signal are found using an iterative search process. The received signal is repeatedly sampled by an analog-to-digital converter (ADC). Certain samples containing interference that cannot be cancelled by a CTLE in the sampled series are filtered out (discarded). The remaining samples are used to generate, over a selected evaluation window, a histogram of the sampled values. This histogram is used to calculate a figure of merit for the current CTLE parameter settings. The figures of merit for various CTLE parameter settings are compared to find the set of CTLE parameter settings that optimize the figure of merit and by extension, optimize the CTLE circuitry's performance at equalizing the received signal.
    Type: Grant
    Filed: January 14, 2022
    Date of Patent: February 14, 2023
    Assignee: Rambus Inc.
    Inventors: Nanyan Wang, Vadim Moshinsky, Prashant Choudhary
  • Patent number: 11575546
    Abstract: An error sampler circuit includes a differential input voltage input, a differential reference voltage input, a master latch circuit, and a slave latch circuit. The master latch circuit includes a slicer circuit. The slicer circuit includes a first input, a second input, and a differential output. The first input is coupled to the differential input voltage input. The second input is coupled to the differential reference voltage input. The slave latch includes a differential input coupled to the differential output of the slicer circuit.
    Type: Grant
    Filed: March 5, 2021
    Date of Patent: February 7, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Abishek Manian, Nithin Sathisan Poduval, Roland Nii Ofei Ribeiro
  • Patent number: 11570024
    Abstract: Equalization methods and equalizers employing discrete-time filters are provided with dynamic perturbation effect based adaptation. Tap coefficient values may be individually perturbed during the equalization process and the effects on residual ISI monitored to estimate gradient components or rows of a difference matrix. The gradient or difference matrix components may be assembled and filtered to obtain components suitable for calculating tap coefficient updates with reduced adaptation noise. The dynamic perturbation effect based updates may be interpolated with precalculated perturbation effect based updates to enable faster convergence with better accommodation of analog component performance changes attributable to variations in process, supply voltage, and temperature.
    Type: Grant
    Filed: November 1, 2021
    Date of Patent: January 31, 2023
    Assignee: CREDO TECHNOLOGY GROUP LIMITED
    Inventors: Fang Cai, Junqing (Phil) Sun, Haoli Qian
  • Patent number: 11563605
    Abstract: Methods and systems are described for adjusting the sample timing of a data sampler operating in a data signal processing path having a decision threshold associated with a decision feedback equalization (DFE) correction factor. The vertical threshold and sample timing of a spare sampler are varied to measure a signal amplitude trajectory of a pattern-verified signal according to detection of the predetermined transitional data pattern, the locked sampling point then being adjusted based on the measured signal amplitude trajectory.
    Type: Grant
    Filed: April 7, 2021
    Date of Patent: January 24, 2023
    Assignee: KANDOU LABS SA
    Inventor: Ali Hormati
  • Patent number: 11552832
    Abstract: Embodiments provide a data sampling circuit and a data sampling device. The sampling circuit includes: a first sampling module configured to respond to a signal from a data signal terminal and a signal from a reference signal terminal and to act on a first node and a second node; a second sampling module configured to respond to a signal from the first node and a signal from the second node and to act on a third node and a fourth node; a latch module configured to input a high level signal to a first output terminal and input a low level signal to a second output terminal or input the low level signal to the first output terminal and input the high level signal to the second output terminal according to a signal from the third node and a signal from the fourth node; and a decision feedback equalization module.
    Type: Grant
    Filed: April 28, 2022
    Date of Patent: January 10, 2023
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Jianfei Hu
  • Patent number: 11545081
    Abstract: A LED driving apparatus with clock embedded cascaded LED drivers is introduced, including: a plurality of LED drivers, wherein the first stage LED driver receives an original data signal and outputs a first data signal, the Nth stage LED driver receives a (N?1)th data signal and outputs a Nth data signal. The Nth stage LED driver includes a clock data recovery circuit generating a recovery clock signal and a recovery data signal according to the (N?1)th data signal; and a first transmitter outputting the Nth data signal according to the recovery clock signal and the recovery data signal.
    Type: Grant
    Filed: April 14, 2022
    Date of Patent: January 3, 2023
    Assignee: Novatek Microelectronics Corp.
    Inventors: Che-Wei Yeh, Keko-Chun Liang, Yu-Hsiang Wang, Yong-Ren Fang, Yi-Chuan Liu
  • Patent number: 11539390
    Abstract: According to one embodiment, in a semiconductor integrated circuit, a sampler is connected to an output node of a summer circuit. A shift register is connected to an output node of the sampler and includes K stages of registers, K being an integer that is equal to or larger than 3. To a control circuit, output nodes of respective registers of N-th to M-th stages among the K stages of registers are connected, N being an integer larger than 1 and smaller than K, M being an integer larger than N and equal to or smaller than K. A first switch includes one end connected to the output node of the summer circuit. A correction circuit includes a first control node that is connected to the control circuit through a first feedback line and an output node to which a second end of the first switch is connected.
    Type: Grant
    Filed: September 10, 2020
    Date of Patent: December 27, 2022
    Assignee: Kioxia Corporation
    Inventor: Takayuki Iwai
  • Patent number: 11528168
    Abstract: A method to implement hybrid signal processing includes steps for receiving an analog signal at a receiver frontend, sampling the received analog signal and storing the analog sampled signals using a plurality of sampling circuitries inside the receiver frontend. Then, processing the plurality of analog sampled signals using interleaved feed-forward equalizers (FFEs) to provide FFE interleaved sampled signal values corresponding to each of the sampling circuitries. Then, processing the analog sampled signals at an interleaved Decision Feedback Equalizer (DFE) to obtain DFE interleaved sampled signal values, summing each of the FFE interleaved sampled signal values with output from one of the DFE interleaved sampled signal values to provide equalizer output signal values, and digitizing the equalizer output signal values to provide digital data bits corresponding to each of the equalizer output signal values.
    Type: Grant
    Filed: August 3, 2020
    Date of Patent: December 13, 2022
    Assignee: SITRUS TECHNOLOGY CORPORATION
    Inventors: Michael Q. Le, Jorge Antonio Casanova
  • Patent number: 11476885
    Abstract: A transceiver includes a duobinary conversion circuit configured to determine a level of an input signal which is a duobinary signal according to an intermediate voltage, a first reference voltage higher than the intermediate voltage, and a second reference voltage lower than the intermediate voltage, and to convert the input signal into a non-return-to-zero (NRZ) signal; and a control circuit configured to generate one or more control signals to substantially remove inter-symbol interference (ISI) between symbols of the input signal, and to adjust the first reference voltage, or the second reference voltage, or both according to the level of the input signal.
    Type: Grant
    Filed: February 16, 2021
    Date of Patent: October 18, 2022
    Assignees: SK hynix Inc., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITY
    Inventors: Dongsuk Kang, Xuefan Jin, Jaewoo Park, Jung-Hoon Chun, Kyu Dong Hwang, Dae Han Kwon
  • Patent number: 11451274
    Abstract: A method, base station and user equipment are disclosed. A base station configured to communicate with a plurality of user equipments is provided. The base station includes processing circuitry configured to: track a downlink signal subspace for each UE of the plurality of UEs, and determine a Multi-User Multiple-Input Multiple-Output, MU-MIMO, precoders based on the downlink signal subspace for each UE of the plurality of UEs. The MU-MIMO precoders are configured to at least in part suppress intra-cell MU-MIMO interference.
    Type: Grant
    Filed: June 29, 2018
    Date of Patent: September 20, 2022
    Assignee: Telefonaktiebolaget LM Ericsson (Publ)
    Inventors: Amr El-Keyi, Svante Bergman, Yongquan Qiang
  • Patent number: 11418370
    Abstract: Methods, systems, and devices for techniques for time-variable decision feedback equalization are described. A memory device may be coupled with a host device using one or more conductive lines. A receiver may receive a signal transmitted from another device over a conductive line. The receiver may include a decision circuit used to determine voltages of the received signal based on the received signal and a feedback signal and output an output signal. The receiver may include a variable time-delay circuit configured to output delayed signals that are delayed versions of the output signal and a gain circuit that is configured to scale the delayed signals to generate the feedback signal. The variable time-delay circuit may include delay elements having variable delay parameters. The receiver may be coupled with a memory array that stores the information conveyed by the output signal.
    Type: Grant
    Filed: January 14, 2021
    Date of Patent: August 16, 2022
    Assignee: Micron Technology, Inc.
    Inventor: Timothy M. Hollis
  • Patent number: 11417374
    Abstract: Systems and methods described herein provide decision feedback equalizer (DFE) circuitry that includes one or more phases. The one or more phases receive bit feedback at respective inputs of the phases. The DFE circuitry also may include variable reset circuitry. The variable reset circuitry may reset voltages of the bit feedback at inputs of each of the phases. The variable reset circuitry is configured to change its reset frequency between resets.
    Type: Grant
    Filed: February 18, 2021
    Date of Patent: August 16, 2022
    Assignee: Micron Technology, Inc.
    Inventors: William Chad Waldrop, Gary L. Howe
  • Patent number: 11411782
    Abstract: An information handling system includes a memory controller and a dual in-line memory module (DIMM) coupled to the memory controller by a memory channel. The memory channel includes a plurality of single-ended multi-drop lanes arranged in a byte group. The information handling system determines, for each lane in the byte group, a tap setting for an associated decision feedback equalizer (DFE) of each lane. The information handling system further determines an average value for the tap settings for the lanes in the byte group, determines that a first tap setting for a first lane is different from the average value by greater than a threshold, and sets the first tap setting to the average value in response to determining that the first tap setting is different from the average value by greater than the threshold.
    Type: Grant
    Filed: March 31, 2021
    Date of Patent: August 9, 2022
    Assignee: Dell Products L.P.
    Inventors: Wan-Ju Kuo, Douglas Winterberg, Bhyrav Mutnury
  • Patent number: 11405242
    Abstract: A PAM-4 DFE receives an input signal distorted by inter-symbol interference (IS I) and expressing a series of symbols each representing one of four pulse amplitudes to convey two binary bits of data per symbol. High-order circuitry resolves the most-significant bit (MSB) of each two-bit symbol, whereas low-order circuitry 115 resolves the immediate least-significant bit (LSB). An immediate value of the MSB is used to select a set of IS I offsets used to resolve the LSB. Resolved values of the prior values of the MSB and LSB are then used to select the IS I offset for the immediate symbol.
    Type: Grant
    Filed: June 14, 2019
    Date of Patent: August 2, 2022
    Assignee: Rambus Inc.
    Inventors: Masum Hossain, Nhat Nguyen, Charles Walter Boecker
  • Patent number: 11398932
    Abstract: A decision-feedback equalizer (DFE) samples an input signal with respect to a gamut of p reference-voltage levels to place the symbol represented by the input signal within a voltage region. The DFE derives a set of tentative decisions for the voltage region, the set excluding at least one of the possible values for the symbol under consideration. A feedback stage then selects a final decision from among the tentative decisions.
    Type: Grant
    Filed: June 14, 2019
    Date of Patent: July 26, 2022
    Assignee: Rambus Inc.
    Inventor: Nanyan Wang
  • Patent number: 11398933
    Abstract: A multi-tap Differential Feedforward Equalizer (DFFE) configuration with both precursor and postcursor taps is provided. The DFFE has reduced noise and/or crosstalk characteristics when compared to a Feedforward Equalizer (FFE) since DFFE uses decision outputs of slicers as inputs to a finite impulse response (FIR) unlike FFE which uses actual analog signal inputs. The digital outputs of the tentative decision slicers are multiplied with tap coefficients to reduce noise. Further, since digital outputs are used as the multiplier inputs, the multipliers effectively work as adders which are less complex to implement. The decisions at the outputs of the tentative decision slicers are tentative and are used in a FIR filter to equalize the signal; the equalized signal may be provided as input to the next stage slicers. The bit-error-rate (BER) of the final stage decisions are lower or better than the BER of the previous stage tentative decisions.
    Type: Grant
    Filed: February 1, 2021
    Date of Patent: July 26, 2022
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chaitanya Palusa, Rob Abbott, Wei-Li Chen, Po-Hsiang Lan, Dirk Pfaff, Cheng-Hsiang Hsieh
  • Patent number: 11394412
    Abstract: A predistortion circuit for a wireless transmitter includes a signal input configured to receive a baseband signal. Further, the predistortion circuit includes a predistorter configured to generate a predistorted baseband signal using the baseband signal and a select of one of a first predistorter configuration and a second predistorter configuration.
    Type: Grant
    Filed: December 29, 2017
    Date of Patent: July 19, 2022
    Assignee: Apple Inc.
    Inventors: Andreas Menkhoff, Gunther Kraut, Andreas Langer
  • Patent number: 11388030
    Abstract: Embodiments provide a data sampling circuit and a data sampling device. The sampling circuit includes: a first sampling module configured to respond to a signal from a data signal terminal and a signal from a reference signal terminal and to act on a first node and a second node; a second sampling module configured to respond to a signal from the first node and a signal from the second node and to act on a third node and a fourth node; a latch module configured to input a high level signal to a first output terminal and input a low level signal to a second output terminal or input the low level signal to the first output terminal and input the high level signal to the second output terminal according to a signal from the third node and a signal from the fourth node; and a decision feedback equalization module.
    Type: Grant
    Filed: May 6, 2021
    Date of Patent: July 12, 2022
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Jianfei Hu
  • Patent number: 11381428
    Abstract: A device (2) for determining optimal equalizer settings (setE_opt) for an equalizer (1) for equalizing a pulse amplitude modulation signal (L0, L1, L2, L3) comprises an estimator section (21) configured for receiving at least a part of the equalized pulse amplitude modulation signal (L0?, L1?, L2?, L3?) from the equalizer (1), and for receiving an offset signal (offS), and for generating an estimator signal (estS) indicative of a percentage of signal levels of the at least a part of the equalized pulse amplitude modulation signal (L0?, L1?, L2?, L3?) which are larger or smaller than the offset signal (offS).
    Type: Grant
    Filed: November 25, 2020
    Date of Patent: July 5, 2022
    Assignee: TETRA SEMICONDUCTORS AG
    Inventors: Martin Bossard, Jörg Wieland, Denis Müller
  • Patent number: 11360874
    Abstract: A method is described. The method includes receiving from a memory controller configuration information for a testing sequence and storing the configuration information in configuration register space of the driver circuit. The method also includes controlling the next testing sequence. The testing sequence includes sweeping values of a tap coefficient of a DFE circuit of the driver circuit and sweeping a voltage of a slicer of the driver circuit. The method includes sending results of the testing sequence to the memory controller. The results are to determine a value for the DFE tap coefficient.
    Type: Grant
    Filed: July 2, 2020
    Date of Patent: June 14, 2022
    Assignee: Intel Corporation
    Inventor: Tonia G. Morris
  • Patent number: 11349691
    Abstract: An apparatus and a method for handling non-continuous data transfer for a decision feedback equalizer in a memory subsystem. The apparatus includes a plurality of end-of-transfer detection flip-flops configured to sample a read data enable signal; a flag flip-flop; a first logic circuit configured to generate a load enable signal in response to the end-of-transfer detection flip-flops and the flag flip-flop; a second logic circuit configured to generate a load data in response to the end-of-transfer detection flip-flops, the flag flip-flop and the read data enable signal; a plurality of first-in-first-out buffers configured to receive the load enable signal and the load data, and unload the load data as an end-of-transfer indicator in line with data strobe; and a plurality of bypass flip-flops configured to generate a bypass signal in response to the end-of-transfer indicator.
    Type: Grant
    Filed: June 1, 2021
    Date of Patent: May 31, 2022
    Assignee: SKYECHIP SDN BHD
    Inventors: Soon Chieh Lim, Hoong Chin Ng
  • Patent number: 11347996
    Abstract: A method which includes steps of providing a state space model of behaviour of a physical system, the model including covariances for state transition and measurement errors, providing a data based regression model for prediction of state variables of the physical system, observing a state vector comprising state variables of the physical system, determining a prediction vector of state variables based on the state vector, using the regression model, and combining information from the state space model with predictions from the regression model through a Bayesian filter, is provided.
    Type: Grant
    Filed: August 21, 2018
    Date of Patent: May 31, 2022
    Inventors: Moritz Allmaras, Birgit Obst
  • Patent number: 11341904
    Abstract: A LED driving apparatus with clock embedded cascaded LED drivers is introduced, including: a plurality of LED drivers, wherein the first stage LED driver receives an original data signal and outputs a first data signal, the Nth stage LED driver receives a (N?1)th data signal and outputs a Nth data signal. The Nth stage LED driver includes a clock data recovery circuit generating a recovery clock signal and a recovery data signal according to the (N?1)th data signal; and a first transmitter outputting the Nth data signal according to the recovery clock signal and the recovery data signal.
    Type: Grant
    Filed: December 30, 2020
    Date of Patent: May 24, 2022
    Assignee: Novatek Microelectronics Corp.
    Inventors: Che-Wei Yeh, Keko-Chun Liang, Yu-Hsiang Wang, Yong-Ren Fang, Yi-Chuan Liu
  • Patent number: 11336489
    Abstract: A decision feedback equalizer includes: a feedforward equalizer, a feedback equalizer, a slicer and a decision adjustment unit. The feedforward equalizer is arranged to generate a feedforward output signal based on an input signal. The feedback equalizer is coupled to the feedforward equalizer and arranged to generate a feedback output signal according to a decision output signal. The slicer is coupled to the feedforward equalizer and the feedback equalizer, and is controllable by a decision adjustment parameter, wherein the slicer is arranged to perform a slicer decision on a sum of the feedforward output signal and the feedback output signal, thereby generating the decision output signal. The decision adjustment unit is coupled to the slicer, and is arranged to adjust the decision adjustment parameter according to a sleep state of a communication device in which the decision feedback equalizer is disposed.
    Type: Grant
    Filed: March 11, 2021
    Date of Patent: May 17, 2022
    Assignee: Realtek Semiconductor Corp.
    Inventors: Hsin-Yu Lue, Liang-Wei Huang
  • Patent number: 11336490
    Abstract: Disclosed embodiments include a decision feedback equalizer (DFE) comprising an N-bit parallel input adapted to be coupled to a communication channel and configured to receive consecutive communication symbols, a first DFE path including a first path input configured to receive communication symbols, and a first adder having a first adder input coupled to the first path input. There is a first DFE filter having outputs responsive to the first DFE filter inputs, the outputs coupled to the second adder input. The DFE includes a first path having a first slicer and a first multiplexer, a first path multiplexer output, and a second DFE path including a second path input configured to receive a second communication symbol, a second adder, a second DFE filter, a second slicer, and a second multiplexer.
    Type: Grant
    Filed: March 12, 2021
    Date of Patent: May 17, 2022
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Raghu Ganesan, Kalpesh Rajai
  • Patent number: 11336491
    Abstract: An amplifier output from an amplifier to an SR latch is used as a feedback signal through a buffer. An adder having a combination of an addition unit and an xh block is provided within the amplifier and transmits a feedback signal (analog signal) generated from the feedback signal FBD (digital signal) by the xh block to the addition unit and adds it to an output from a latch block. In the amplifier, the operation for adding the output from the latch block and the feedback signal occurs during a latch operation in the latch block.
    Type: Grant
    Filed: September 11, 2019
    Date of Patent: May 17, 2022
    Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATION
    Inventors: Il-Min Yi, Naoki Miura, Hiroyuki Fukuyama, Hideyuki Nosaka
  • Patent number: 11323117
    Abstract: Various embodiments provide for data sampling with loop-unrolled decision feedback equalization. In particular, some embodiments provide for an unrolled first-tap Decision Feedback Equalizer (DFE) loop that comprises parallel data samplers that each include a tri-state output.
    Type: Grant
    Filed: July 9, 2021
    Date of Patent: May 3, 2022
    Assignee: Cadenee Design Systems, Inc.
    Inventors: Louis-Francois Tanguay, Jean-Francois Delage, Guillaume Fortin
  • Patent number: 11309928
    Abstract: A receiver includes an equalizer circuit, a radio frequency interference cancellation circuitry, and a channel estimation circuitry. The equalizer circuit is configured to process a first data signal according to a control signal, in order to generate a second data signal. The radio frequency interference cancellation circuitry is configured to detect a radio frequency interference signal according to the second data signal to generate radio frequency interference information, and to output a correction signal according to the radio frequency interference information, in order to correct the second data signal. The channel estimation circuitry configured to analyze a plurality of sets of signal components in the second data signal, and to utilize a power ratio of one of the plurality of sets of signal components to generate the control signal.
    Type: Grant
    Filed: February 23, 2021
    Date of Patent: April 19, 2022
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventors: Yang-Bang Li, Liang-Wei Huang
  • Patent number: 11290115
    Abstract: Methods and systems are described for obtaining a sequence of data decisions and an error signal generated by one or more samplers operating on a received input signal according to a sampling clock, applying the sequence of data decisions and the error signal to each logic branch of a set of logic branches, and responsively selecting a logic branch from the set of logic branches, the logic branch selected responsive to (i) a detection of a transitional data pattern in the sequence of data decisions and (ii) the error signal, the selected logic branch generating an output current, and providing the output current to a local oscillator controller, the output current sourcing and sinking current to a capacitor through a resistive element to adjust an input voltage of a proportional control circuit relative to a voltage on the capacitor connected to the resistive element.
    Type: Grant
    Filed: June 12, 2019
    Date of Patent: March 29, 2022
    Assignee: KANDOU LABS, S.A.
    Inventor: Kiarash Gharibdoust
  • Patent number: 11283653
    Abstract: A decision feedback equalizer for generating an output signal according to an input signal includes: a feedforward equalizer, a feedback equalizer and a weight coefficient control unit. The feedforward equalizer includes a plurality of tapped delay lines and is controlled by a set of first weight coefficients. The feedback equalizer includes a plurality of tapped delay line and is controlled by a set of second weight coefficients. The weight coefficient control unit is employed to selectively adjust at least one of the set of first weight coefficients and determine a set of first boundary values for at least one of the set of second weight coefficients. When the at least one of the set of second weight coefficients does not exceed the set of first boundary values, the weight coefficient control unit increments the at least one of the set of first weight coefficients.
    Type: Grant
    Filed: December 2, 2020
    Date of Patent: March 22, 2022
    Assignee: Realtek Semiconductor Corp.
    Inventors: Tsung-Chen Wu, Liang-Wei Huang
  • Patent number: 11283654
    Abstract: A plurality of driver slice circuits arranged in parallel having a plurality of driver slice outputs, each driver slice circuit having a digital driver input and a driver slice output, each driver slice circuit configured to generate a signal level determined by the digital driver input, and a common output node connected to the plurality of driver slice outputs and a wire of a multi-wire bus, the multi-wire bus having a characteristic transmission impedance matched to an output impedance of the plurality of driver slice circuits arranged in parallel, each driver slice circuit of the plurality of driver slice circuits having an individual output impedance that is greater than the characteristic transmission impedance of the wire of the multi-wire bus.
    Type: Grant
    Filed: September 29, 2020
    Date of Patent: March 22, 2022
    Assignee: KANDOU LABS, S.A.
    Inventor: Roger Ulrich
  • Patent number: 11283509
    Abstract: A method of transmitting and receiving a signal, by a base station (BS), in a wireless communication system is provided. The method includes determining whether each of at least one terminal connected to the BS supports nonlinear precoding (NLP) or a modulo operation, determining a plurality of signals that are overlapping-transmitted in a time-frequency resource region from among a control signal, a reference signal (RS), and a data signal transmitted from the BS, based on whether the at least one terminal supports the NLP or the modulo operation, and transmitting, to each of the at least one terminal, information about whether the NLP or the modulo operation is performed in a resource where the plurality of signals are transmitted.
    Type: Grant
    Filed: April 15, 2019
    Date of Patent: March 22, 2022
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hoondong Noh, Youngwoo Kwak, Younsun Kim, Taehyoung Kim, Cheolkyu Shin
  • Patent number: 11271783
    Abstract: An apparatus and method for providing a decision feedback equalizer are disclosed herein. In some embodiments, a method and apparatus for reduction of inter-symbol interference (ISI) caused by communication channel impairments is disclosed. In some embodiments, a decision feedback equalizer includes a plurality of delay latches connected in series, a slicer circuit configured to receive an input signal from a communication channel and delayed feedback signals from the plurality of delay latches and determine a logical state of the received input signal, wherein the slicer circuit further comprises a dynamic threshold voltage calibration circuit configured to regulate a current flow between output nodes of the slicer circuit and ground based on the received delayed feedback signal and impulse response coefficients of the communication channel.
    Type: Grant
    Filed: December 9, 2020
    Date of Patent: March 8, 2022
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Shu-Chun Yang, Wen-Hung Huang
  • Patent number: 11245554
    Abstract: An example method for clock and data recovery (CDR) includes generating, in a set of slicers of a receiver, in addition to a data signal and a first error signal, at least one additional error signal. The method further includes receiving, at a frequency detector (FD) of a CDR unit of the receiver, the data signal, the first error signal, and the at least one additional error signal, and processing them to generate a FD output. The method still further includes multiplying the FD output by a user-defined FD gain, and adding the FD output, as multiplied by the FD gain, in a frequency path of the CDR unit.
    Type: Grant
    Filed: June 17, 2020
    Date of Patent: February 8, 2022
    Assignee: XILINX, INC.
    Inventors: Hongtao Zhang, Winson Lin, Arianne Roldan, Yohan Frans, Geoff Zhang
  • Patent number: 11239872
    Abstract: A signal receiver includes a first preliminary receiver circuit suitable for receiving an input signal and generating a first preliminary reception signal based on a first reference voltage, a second preliminary receiver circuit suitable for receiving the input signal and generating a second preliminary reception signal based on a second reference voltage, a reception circuit suitable for selecting one of the first preliminary reception signal and the second preliminary reception signal in response to a voltage level of a reception signal and generating the reception signal using the selected signal, and a reference voltage generation circuit suitable for adjusting a voltage level of the first reference voltage based on a first offset and adjusting a voltage level of the second reference voltage based on a second offset.
    Type: Grant
    Filed: October 29, 2020
    Date of Patent: February 1, 2022
    Assignee: SK hynix Inc.
    Inventors: Joo-Hyung Chae, Dae Han Kwon