Direct Application Of Electrical Current Patents (Class 438/103)
-
Patent number: 8173987Abstract: A 3D phase change memory device is based on an array of electrode pillars and a plurality of electrode planes that intersect the electrode pillars at interface regions that include memory elements that comprise a programmable phase change memory element and a threshold switching element. The electrode pillars can be selected using two-dimensional decoding, and the plurality of electrode planes can be selected using decoding on a third dimension.Type: GrantFiled: April 27, 2009Date of Patent: May 8, 2012Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 8173486Abstract: In some aspects, a method of forming a memory cell is provided that includes (1) forming a steering element above a substrate; and (2) selectively forming a reversible resistance-switching element coupled to the steering element by: (a) forming a material layer on the substrate; (b) etching the material layer; and (c) oxidizing the etched material layer to form a reversible resistance-switching material. Numerous other aspects are provided.Type: GrantFiled: October 29, 2010Date of Patent: May 8, 2012Assignee: SanDisk 3D LLCInventors: April D. Schricker, S. Brad Herner, Mark H. Clark
-
Patent number: 8168469Abstract: A nonvolatile memory device using a resistance material and a method of fabricating the same are provided. The nonvolatile memory device includes a switching element, and a data storage part electrically connected to the switching element. In the data storage part, a lower electrode is connected to the switching element, and an insulating layer is formed on the lower electrode to a predetermined thickness. The insulating layer has a contact hole exposing the lower electrode. A data storage layer is filled in the contact hole and the data storage layer is formed of transition metal oxide. An upper electrode is formed on the insulating layer and the data storage layer.Type: GrantFiled: September 21, 2010Date of Patent: May 1, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Sung-kyu Choi, Kyu-sik Kim
-
Patent number: 8133757Abstract: A phase changeable memory unit includes a lower electrode, an insulating interlayer structure having an opening, a phase changeable material layer and an upper electrode. The lower electrode is formed on a substrate. The insulating interlayer structure has an opening and is formed on the lower electrode and the substrate. The opening exposes the lower electrode and has a width gradually decreasing downward. The phase changeable material layer fills the opening and partially covers an upper face of the insulating interlayer structure. The upper electrode is formed on the phase changeable material layer.Type: GrantFiled: December 3, 2009Date of Patent: March 13, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Suk Kwon, Young-Soo Lim, Sung-Un Kwon, Yong-Ho Ha, Jeong-Hee Park, Joon-Sang Park, Myung-Jin Kang, Doo-Hwan Park
-
Patent number: 8129218Abstract: Phase change memory elements, devices and systems using the same and methods of forming the same are disclosed. A memory element includes first and second electrodes, and a phase change material layer between the first and second electrodes. The phase change material layer has a first portion with a width less than a width of a second portion of the phase change material layer. The first electrode, second electrode and phase change material layer may be oriented at least partially along a same horizontal plane.Type: GrantFiled: February 17, 2011Date of Patent: March 6, 2012Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8120005Abstract: In an embodiment, a phase change memory device includes a semiconductor substrate of a first conductivity type and a first interlayer insulating layer disposed on the semiconductor substrate. A hole penetrates the first interlayer insulating layer. A first and a second semiconductor pattern are sequentially stacked in a lower region of the hole. A cell electrode is provided on the second semiconductor pattern. The cell electrode has a lower surface than a top surface of the first interlayer insulating layer. A confined phase change material pattern fills the hole on the cell electrode. An upper electrode is disposed on the phase change material pattern. The phase change material pattern in the hole is self-aligned with the first and second semiconductor patterns by the hole. A method of fabricating the phase change memory device is also provided.Type: GrantFiled: August 19, 2009Date of Patent: February 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh, Se-Ho Lee, Won-Cheol Jeong
-
Patent number: 8110476Abstract: In accordance with aspects of the invention, a method of forming a memory cell is provided, the method including forming a steering element above a substrate, and forming a memory element coupled to the steering element, wherein the memory element comprises a carbon-based material having a thickness of not more than ten atomic layers. The memory element may be formed by repeatedly performing the following steps: forming a layer of a carbon-based material, the layer having a thickness of about one monolayer, and subjecting the layer of carbon-based material to a thermal anneal. Other aspects are also described.Type: GrantFiled: April 6, 2009Date of Patent: February 7, 2012Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Alper Ilkbahar, April D. Shricker
-
Patent number: 8101465Abstract: A semiconductor device capable of stabilizing operations thereof is provided. This semiconductor device comprises a substrate provided with a region having concentrated dislocations at least on part of the back surface thereof, a semiconductor element layer formed on the front surface of the substrate, an insulator film formed on the region of the back surface of the substrate having concentrated dislocations and a back electrode formed to be in contact with a region of the back surface of the substrate other than the region having concentrated dislocations.Type: GrantFiled: March 20, 2007Date of Patent: January 24, 2012Assignee: Sanyo Electric Co., Ltd.Inventors: Masayuki Hata, Tadao Toda, Shigeyuki Okamoto, Daijiro Inoue
-
Patent number: 8088643Abstract: A chalcogenide-based programmable conductor memory device and method of forming the device, wherein a nanoparticle is provided between an electrode and a chalcogenide glass region. The method of forming the nanoparticle utilizes a template over the electrode or random deposition of the nanoparticle.Type: GrantFiled: January 16, 2009Date of Patent: January 3, 2012Assignee: Micron Technology, Inc.Inventors: Jun Liu, Kristy A. Campbell
-
Patent number: 8088644Abstract: A ferroelectric layer (104) is sandwiched between a lower electrode layer (103) and an upper electrode (105). When a predetermined voltage (DC or pulse) is applied between the lower electrode layer (103) and the upper electrode (105) to change the resistance value of the ferroelectric layer (104) to switch a stable high resistance mode and low resistance mode, a memory operation is obtained. A read can easily be done by reading a current value when a predetermined voltage is applied to the upper electrode (105).Type: GrantFiled: November 24, 2010Date of Patent: January 3, 2012Assignee: Nippon Telegraph and Telephone CorporationInventors: Yoshito Jin, Hideaki Sakai, Masaru Shimada
-
Patent number: 8084760Abstract: An electrode structure and a method for manufacturing an integrated circuit electrode includes forming a bottom electrode comprising a pipe-shaped member, filled with a conductive material such as n-doped silicon, and having a ring-shaped top surface. A disc-shaped insulating member is formed on the top of the pipe-shaped member by oxidizing the conductive fill. A layer of programmable resistance material, such as a phase change material, is deposited in contact with the top surface of the pipe-shaped member. A top electrode in contact with the layer of programmable resistance material.Type: GrantFiled: April 20, 2009Date of Patent: December 27, 2011Assignee: Macronix International Co., Ltd.Inventors: Hsiang-Lan Lung, Shih-Hung Chen, Stephen M. Rossnagel
-
Patent number: 8080439Abstract: A method of making a phase change random access memory (PCM) device comprises forming a PCM stack that includes a heater layer, phase change material layer, and a top electrode layer. A top protection layer is formed overlying the PCM stack. The top protection layer and a first portion of the PCM stack are then patterned, wherein the first portion of the PCM stack excludes the heater layer. A sidewall protection feature is formed along a sidewall of the patterned top protection layer and first portion of the PCM stack. The heater layer is etched using (i) the sidewall protection feature and (ii) the patterned top protection layer and first portion of the PCM stack collectively as a mask to form a self-aligned heater layer bottom electrode of the PCRAM stack, thereby completing a memory bit of the PCRAM device.Type: GrantFiled: February 28, 2008Date of Patent: December 20, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Arturo M. Martinez, Jr., Rajesh A. Rao
-
Patent number: 8076195Abstract: A resistive memory structure, for example, phase change memory structure, includes one access device and two or more resistive memory cells. Each memory cell is coupled to a rectifying device to prevent parallel leak current from flowing through non-selected memory cells. In an array of resistive memory bit structures, resistive memory cells from different memory bit structures are stacked and share rectifying devices.Type: GrantFiled: February 16, 2010Date of Patent: December 13, 2011Assignee: Micron Technology, Inc.Inventors: Jun Liu, Mike Violette
-
Patent number: 8071968Abstract: A phase change memory device and a method of manufacturing the same are presented. The phase change memory device includes a silicon substrate, a first insulation layer, cell switching elements, heaters, a gate, a second insulation layer, a barrier layer, a phase change layer and top electrodes. The first insulation layer has first holes. The cell switching elements are in the first holes. The heaters are on the cell switching elements. The gate is higher than the cell switching elements. The second insulation layer having second holes which expose the heaters, and exposes a hard mask layer of the gate. The barrier layer is on sidewalls of the second holes and on the second insulation layer. The phase change layer is formed in and over the second holes in which the barrier layer is formed. The top electrodes are formed on the phase change layer.Type: GrantFiled: April 29, 2009Date of Patent: December 6, 2011Assignee: Hynix Semiconductor Inc.Inventor: Heon Yong Chang
-
Patent number: 8053750Abstract: A phase change memory device includes a silicon substrate having a cell region and a peripheral region. A first insulation layer is formed in the cell region and includes a plurality of holes. Cell switching elements are formed in the holes of the first insulation layer and heat sinks are formed on the cell switching elements. The heaters are formed on the center of the heat sinks and spacers are formed on the sidewalls. A gate is formed in the peripheral region of the silicon substrate formed of a gate insulation layer, a first conductive layer, a second conductive layer, and a hard mask layer. A second insulation layer covers the entire surface of the resultant silicon substrate and exposes the spacers and the heaters and the hard mask layer. Finally, a stack pattern of a phase change layer and a top electrode is formed on the heaters.Type: GrantFiled: April 29, 2009Date of Patent: November 8, 2011Assignee: Hynix Semiconductor Inc.Inventor: Heon Yong Chang
-
Patent number: 8039300Abstract: The present invention relates to the use of a shaped bottom electrode in a resistance variable memory device. The shaped bottom electrode ensures that the thickness of the insulating material at the tip of the bottom electrode is thinnest, creating the largest electric field at the tip of the bottom electrode. The arrangement of electrodes and the structure of the memory element makes it possible to create conduction paths with stable, consistent and reproducible switching and memory properties in the memory device.Type: GrantFiled: November 24, 2010Date of Patent: October 18, 2011Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8039299Abstract: An integrated circuit is fabricated by providing a preprocessed wafer including a first electrode, depositing a dielectric material over the preprocessed wafer, etching an opening in the dielectric material to expose a portion of the first electrode and depositing a first resistivity changing material over exposed portions of the etched dielectric material and the first electrode. The first resistivity changing material is planarized to expose the etched dielectric material. A second resistivity changing material is deposited over the etched dielectric material and the first resistivity changing material, and an electrode material is deposited over the second resistivity changing material.Type: GrantFiled: August 13, 2010Date of Patent: October 18, 2011Assignee: Qimonda AGInventors: Jan Boris Philipp, Thomas Happ
-
Patent number: 8039372Abstract: A phase changeable memory device is manufactured by forming at least one insulating layer on a substrate. A preliminary first electrode is formed on the insulating layer. The preliminary first electrode is partially etched to form a first electrode electrically connected to the substrate. After the preliminary first electrode is formed, both sidewalls of the preliminary first electrode are partially etched isotropically to form a first electrode having a uniform width and height. A phase changeable material layer pattern and a second electrode are subsequently formed on the first electrode. Related devices also are described.Type: GrantFiled: July 27, 2007Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Chung-Ki Min, Tae-Eun Kim, Byoung-Moon Yoon
-
Patent number: 8030130Abstract: A method for fabricating a phase change memory device including memory cells includes patterning a via to a contact surface of a substrate corresponding to each of an array of conductive contacts to be connected to access circuitry, lining each via with a conformal conductive seed layer to the contact surface, forming a dielectric layer covering the conductive seed layer, and etching a center region of each via to the contact surface to expose the conformal conductive seed layer at the contact surface. The method further includes electroplating phase change material on exposed portions of the conformal conductive seed layer, recessing the phase change material within the center region forming a conductive material that remains conductive upon oxidation, on the recessed phase change material, oxidizing edges of the conformal conductive seed layer formed along sides of each via, and forming a top electrode over each memory cell.Type: GrantFiled: August 14, 2009Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Eric A. Joseph, Alejandro G. Schrott, Xiaoyan Shao
-
Patent number: 8030635Abstract: Memory devices and methods for manufacturing are described herein. A memory device described herein includes a plurality of memory cells. Memory cells in the plurality of memory cells comprise respective bipolar junction transistors and memory elements. The bipolar junction transistors are arranged in a common collector configuration and include an emitter comprising doped polysilicon having a first conductivity type, the emitter contacting a corresponding word line in a plurality of word lines to define a pn junction. The bipolar junction transistors include a portion of the corresponding word line underlying the emitter acting as a base, and a collector comprising a portion of the single-crystalline substrate underlying the base.Type: GrantFiled: January 13, 2009Date of Patent: October 4, 2011Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Erh-Kun Lai, Bipin Rajendran, Chung Hon Lam
-
Patent number: 8026505Abstract: A memory device is described. The memory device comprises a bottom electrode, a first pair of spacers, a second pair of spacers and a phase-change element. The bottom electrode has a lower horizontal portion and a vertical portion, and the vertical portion has a top surface and a side. The first pair of spacers covers the side of the vertical portion. The second pair of spacers covers a first portion of the top surface of the vertical portion. The phase-change element is contacted a second portion of the top surface of the vertical portion.Type: GrantFiled: January 28, 2011Date of Patent: September 27, 2011Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 8026125Abstract: Disclosed are a phase change RAM device and a method for fabricating a phase change RAM device, which can efficiently lower intensity of current required for changing a phase of a phase change layer. The method includes the steps of providing a semiconductor substrate formed with an insulating interlayer including a tungsten plug, forming a first oxide layer on the semiconductor substrate, forming a pad-type bottom electrode, which makes contact with the tungsten plug, in the first oxide layer, forming a second oxide layer on the first oxide layer including the bottom electrode, and forming a porous polystyrene pattern on the second oxide layer such that a predetermined portion of the second oxide layer corresponding to a center portion of the bottom electrode is covered with the porous polystyrene pattern.Type: GrantFiled: November 8, 2010Date of Patent: September 27, 2011Assignee: Hynix Semiconductor Inc.Inventors: Heon Yong Chang, Suk Kyoung Hong, Hae Chan Park
-
Patent number: 8022381Abstract: A memory device has a semiconductor substrate; a plurality of cell arrays stacked above the substrate, each cell array having memory cells, bit lines each commonly connecting one ends of plural cells arranged along a first direction and word lines each commonly connecting the other ends of plural cells arranged along a second direction; a read/write circuit formed on the substrate as underlying the cell arrays; first and second vertical wiring disposed on both sides of each cell array in the first direction to connect the bit lines to the read/write circuit; and third vertical wirings disposed on both sides of each cell array in the second direction to connect the word lines to the read/write circuit.Type: GrantFiled: June 25, 2010Date of Patent: September 20, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Patent number: 8017929Abstract: A phase change material layer includes antimony (Sb) and at least one of indium (In) and gallium (Ga). A phase change memory device includes a storage node including a phase change material layer and a switching device connected to the storage node. The phase change material layer includes Sb and at least one of In and Ga.Type: GrantFiled: October 6, 2008Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Youn-seon Kang, Daniel Wamwangi, Matthias Wuttig, Ki-joon Kim, Yoon-ho Khang, Cheol-kyu Kim, Dong-seok Suh, Tae-yon Lee
-
Patent number: 8017432Abstract: A method for formation of a phase change memory (PCM) cell includes depositing amorphous phase change material in a via hole, the via hole comprising a bottom and a top, such that the amorphous phase change material is grown on an electrode located at the bottom of the via hole; melt-annealing the amorphous phase change material; and crystallizing the phase change material starting at the electrode at the bottom of the via hole and ending at the top of the via hole.Type: GrantFiled: January 8, 2010Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Chung Hon Lam, Alejandro G. Schrott
-
Patent number: 8013317Abstract: A nonvolatile storage device having a plurality of unit memory layers, and a plurality of layer selection transistors is provided. The plurality of unit memory layers are laminated in a direction perpendicular to a layer surface of the unit memory layers. Each of the unit memory layers includes a plurality of first wirings, a plurality of second wirings provided non-parallel to the plurality of first wirings, and a recording layer provided between the plurality of first wirings and the plurality of second wirings. The plurality of layer selection transistors are connected to at least one of the plurality of first wirings and the plurality of second wirings of each of the unit memory layers, and collectively selects the at least one in the same plane.Type: GrantFiled: March 20, 2009Date of Patent: September 6, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Masahiro Kiyotoshi
-
Patent number: 8008644Abstract: A phase-change-memory cell is provided which comprises two insulated regions formed in a first phase-change material connected by a region formed in a second phase-change material. The crystallization temperature of the second phase-change material is below the crystallization temperature of the first phase-change material. By locally changing the material properties using a second PCM material, which switches phase at a lower temperature, a localized “hot spot” is obtained.Type: GrantFiled: May 18, 2006Date of Patent: August 30, 2011Assignee: NXP B.V.Inventors: Ludovic Goux, Dirk Wouters, Judit Lisoni, Thomas Gille
-
Patent number: 7993963Abstract: Provided are a phase change layer and a method of forming the phase change layer and a phase change memory device including the phase change layer, and methods of manufacturing and operating the phase change memory device. The phase change layer may be formed of a quaternary compound including an amount of indium (In) ranging from about 15 at. % to about 20 at. %. The phase change layer may be InaGebSbcTed, wherein an amount of germanium (Ge) ranges from about 10 at. %?b?about 15 at. %, an amount of antimony (Sb) ranges from about 20 at. %?c?about 25 at. %, and an amount of tellurium (Te) ranges from about 40 at. %?d?about 55 at. %.Type: GrantFiled: July 2, 2010Date of Patent: August 9, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Youn-seon Kang, Jin-seo Noh
-
Patent number: 7989259Abstract: A phase-changeable memory device includes a substrate having a contact region on an upper surface thereof. An insulating interlayer on the substrate has an opening therein, and a lower electrode is formed in the opening. The lower electrode has a nitrided surface portion and is in electrical contact with the contact region of the substrate. A phase-changeable material layer pattern is on the lower electrode, and an upper electrode is on the phase-changeable material layer pattern. The insulating interlayer may have a nitrided surface portion and the phase-changeable material layer may be at least partially on the nitrided surface portion of the insulating interlayer. Methods of forming phase-changeable memory devices are also disclosed.Type: GrantFiled: May 11, 2010Date of Patent: August 2, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Jin Kuh, Yong-Ho Ha, Ji-Hye Yi
-
Patent number: 7989796Abstract: A memory cell comprises a first feature and a second feature. The second feature comprises a dielectric material and defines an opening at least partially overlying the first feature. A third feature is formed on the first feature and partially fills the opening in the second feature. What is more, a phase change material at least fills a volume between the second feature and the third feature. At least a portion of the phase change material is operative to switch between lower and higher electrical resistance states in response to an application of a switching signal to the memory cell.Type: GrantFiled: March 19, 2008Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Chung Hon Lam, Alejandro Gabriel Schrott
-
Patent number: 7989789Abstract: A phase-change memory device has a plurality of first wiring lines WL extending in parallel to each other, a plurality of second wiring lines BL which are disposed to cross the first wiring lines WL while being separated or isolated therefrom, and memory cells MC which are disposed at respective cross points of the first wiring lines WL and the second wiring lines BL and each of which has one end connected to a first wiring line WL and the other end connected to a second wiring line BL. The memory cell MC has a variable resistive element VR which stores as information a resistance value determined due to phase change between crystalline and amorphous states thereof, and a Schottky diode SD which is connected in series to the variable resistive element VR.Type: GrantFiled: January 10, 2003Date of Patent: August 2, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Patent number: 7989794Abstract: A resistance change memory device including a substrate, first and second wiring lines formed above the substrate to be insulated from each other, and memory cells disposed between the first and second wiring lines, wherein the memory cell includes: a variable resistance element for storing as information a resistance value; and a Schottky diode connected in series to the variable resistance element. The variable resistance element has: a recording layer formed of a composite compound containing at least one transition element and a cavity site for housing a cation ion; and electrodes formed on the opposite sides of the recording layer, one of which serves as a cation source in a write or erase mode for supplying a cation to the recording layer to be housed in the cavity site therein.Type: GrantFiled: June 22, 2010Date of Patent: August 2, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Koichi Kubo
-
Patent number: 7985962Abstract: A memristive device includes a first electrode, a second electrode, and an active region disposed between the first and second electrodes. At least one of the first and second electrodes is a metal oxide electrode.Type: GrantFiled: December 23, 2008Date of Patent: July 26, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Alexandre M. Bratkovski, Douglas Ohlberg, Jianhua Yang
-
Patent number: 7977674Abstract: A phase change memory device and a method of fabricating the same are provided. A phase change material layer of the phase change memory device is formed of germanium (Ge)-antimony (Sb)-Tellurium (Te)-based Ge2Sb2+xTe5 (0.12?x?0.32), so that the crystalline state is determined as a stable single phase, not a mixed phase of a metastable phase and a stable phase, in phase transition between crystalline and amorphous states of a phase change material, and the phase transition according to increasing temperature directly transitions to the single stable phase from the amorphous state. As a result, set operation stability and distribution characteristics of set state resistances of the phase change memory device can be significantly enhanced, and an amorphous resistance can be maintained for a long time at a high temperature, i.e., around crystallization temperature, and thus reset operation stability and rewrite operation stability of the phase change memory device can be significantly enhanced.Type: GrantFiled: September 29, 2008Date of Patent: July 12, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Sung Min Yoon, Byoung Gon Yu, Seung Yun Lee, Young Sam Park, Kyu Jeong Choi, Nam Yeal Lee
-
Patent number: 7972896Abstract: A method of manufacturing a semiconductor memory cell including phase change material. A multi-bit memory cell may implement phase change material. Various kinds of information can be stored in one memory cell. A chip size may be minimized without sacrificing capacity and/or memory performance, as compared with a one-bit memory cell.Type: GrantFiled: December 9, 2008Date of Patent: July 5, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Kwang-Jeon Kim
-
Patent number: 7964862Abstract: Phase change memory devices and methods for manufacturing the same are provided. An exemplary embodiment of a phase change memory device includes a first electrode disposed in a first dielectric layer. A second dielectric layer is disposed over the first dielectric layer and the first electrode. A phase change material layer disposed in the second dielectric layer to electrically contact the first electrode. A third dielectric layer is disposed over the second dielectric layer. A second electrode is disposed in the third dielectric layer to electrically connect the phase change material layer and at least one gap disposed in the first dielectric layer or the second dielectric layer to thereby isolate portions of the phase change material layer and portions of the first or second dielectric layer adjacent thereto.Type: GrantFiled: March 26, 2008Date of Patent: June 21, 2011Assignee: Industrial Technology Research InstituteInventors: Frederick T Chen, Yen Chuo, Hong-Hui Hsu, Jyi-Tyan Yeh, Ming-Jinn Tsai
-
Patent number: 7939366Abstract: A method of forming a phase change memory device includes forming a core pattern on a substrate, conformally forming a heat conductive layer on the substrate including the core pattern, anisotropically etching the heat conductive layer down to a top surface of the core pattern to form a heat electrode surrounding a sidewall of the core pattern, and forming a phase change memory pattern connected to a top surface of the heat electrode.Type: GrantFiled: July 25, 2008Date of Patent: May 10, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-Jong Song, Seung-Pil Ko, Dong-Won Lim
-
Patent number: 7935949Abstract: A switching device with a solid electrolyte layer includes: a substrate; a lower electrode formed over the substrate; a solid electrolyte layer disposed over the lower electrode; and an upper electrode formed over the solid electrolyte layer.Type: GrantFiled: June 2, 2009Date of Patent: May 3, 2011Assignee: Hynix Semiconductor Inc.Inventor: Yu-Jin Lee
-
Patent number: 7935567Abstract: An active material electronic device with a containment layer. The device includes an active chalcogenide, pnictide, or phase-change material in electrical communication with an upper and lower electrode. The device includes a containment layer formed over the active material that prevents escape of volatilized matter from the active material when the device is exposed to high temperatures during fabrication or operation. The containment layer further prevents chemical contamination of the active material by protecting it from reactive species in the processing or ambient environment. Once the containment layer is formed, the device may be subjected to high temperature or chemically aggressive environments without impairing the compositional or structural integrity of the active material.Type: GrantFiled: May 17, 2010Date of Patent: May 3, 2011Assignee: Ovonyx, Inc.Inventor: Regino Sandoval
-
Patent number: 7932508Abstract: A multi-value recording phase-change memory device that can stably record multi-value information, and that can reproduce information with high reliability, comprises a first electrode layer 26, a second electrode layer 28, and a memory layer 30 provided between the first and second electrode layers 26 and 28 and containing a phase-change material layer formed from a phase-change material which is stable in either an amorphous phase or a crystalline phase at room temperature, wherein the memory layer 30 includes a plurality of mutually isolated sub-memory layers 32, 34, 36, and 38 between the first and second electrode layers 26 and 28.Type: GrantFiled: July 19, 2010Date of Patent: April 26, 2011Assignee: Semiconductor Technology Academic Research CenterInventors: Sumio Hosaka, Hayato Sone, Masaki Yoshimaru, Takashi Ono, Mayumi Nakasato
-
Patent number: 7932507Abstract: A layer of nanoparticles having a dimension on the order of 10 nm is employed to form a current constricting layer or as a hardmask for forming a current constricting layer from an underlying insulator layer. The nanoparticles are preferably self-aligning and/or self-planarizing on the underlying surface. The current constricting layer may be formed within a bottom conductive plate, within a phase change material layer, within a top conductive plate, or within a tapered liner between a tapered via sidewall and a via plug contains either a phase change material or a top conductive material. The current density of the local structure around the current constricting layer is higher than the surrounding area, thus allowing local temperature to rise higher than surrounding material. The total current required to program the phase change memory device, and consequently the size of a programming transistor, is reduced due to the current constricting layer.Type: GrantFiled: March 19, 2010Date of Patent: April 26, 2011Assignees: International Business Machines Corporation, Qimonda North America Corp., Macronix International Co., Ltd.Inventors: Chieh-Fang Chen, Shih Hung Chen, Yi-Chou Chen, Thomas Happ, Chia Hua Ho, Ming-Hsiang Hsueh, Chung Hon Lam, Hsiang-Lan Lung, Jan Boris Philipp, Simone Raoux
-
Patent number: 7910905Abstract: Phase change memory elements, devices and systems using the same and methods of forming the same are disclosed. A memory element includes first and second electrodes, and a phase change material layer between the first and second electrodes. The phase change material layer has a first portion with a width less than a width of a second portion of the phase change material layer. The first electrode, second electrode and phase change material layer may be oriented at least partially along a same horizontal plane.Type: GrantFiled: August 25, 2006Date of Patent: March 22, 2011Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 7906368Abstract: An embodiment of the present invention includes a method of forming a nonvolatile phase change memory (PCM) cell. This method includes forming at least one bottom electrode; forming at least one phase change material layer on at least a portion of an upper surface of the bottom electrode; forming at least one heater layer on at least a portion of an upper surface of the phase change material layer; and shaping the heater layer into a tapered shape, such that an upper surface of the heater layer has a cross-sectional width that is longer than a cross-sectional width of a bottom surface of the heater layer contacting the phase change material layer.Type: GrantFiled: June 29, 2007Date of Patent: March 15, 2011Assignee: International Business Machines CorporationInventors: Matthew Breitwisch, Thomas Happ, Eric A. Joseph, Hsiang-Lan Lung, Jan Boris Philipp
-
Patent number: 7906772Abstract: A memory or switching device includes a mesa and a first electrode conforming to said mesa. The device also includes a second electrode and a phase-change or switching material disposed between said first and second electrodes. The phase-change or switching material is in electrical communication with the first and second electrodes at a first contact region and a second contact region respectively. Also described is a method for making a memory or switching device. The method includes providing a first insulator and configuring the first insulator to provide a mesa. A first conductive layer is provided conforming to the mesa. A phase-change or switching material is provided over a portion of the first conductive layer, and a second conductive layer is provided over the phase-change or switching material.Type: GrantFiled: September 4, 2007Date of Patent: March 15, 2011Assignee: Ovonyx, Inc.Inventors: David Sargent, Jon Maimon
-
Patent number: 7901980Abstract: A memory cell and a method of making the same, that includes insulating material deposited on a substrate, a bottom electrode formed within the insulating material, a plurality of insulating layers deposited above the bottom electrode and at least one of which acts as an intermediate insulating layer. Then defining a via in the insulating layers above the intermediate insulating layer, creating a channel for etch with a step spacer, defining a pore in the intermediate insulating layer, removing all insulating layers above the intermediate insulating layer, filling the entirety of the pore with phase change material, and forming an upper electrode above the phase change material. Additionally, the formation of bit line connections with the upper electrode.Type: GrantFiled: August 7, 2009Date of Patent: March 8, 2011Assignee: International Business Machines CorporationInventors: Roger W. Cheek, Chung H. Lam, Stephen M. Rossnagel, Alejandro G. Schrott
-
Patent number: 7902537Abstract: In some aspects, a method of forming a memory cell is provided that includes (1) forming a first conductor above a substrate; (2) forming a reversible resistance-switching element above the first conductor using a selective growth process; (3) forming a diode above the first conductor; and (4) forming a second conductor above the diode and the reversible resistance-switching element. Numerous other aspects are provided.Type: GrantFiled: June 29, 2007Date of Patent: March 8, 2011Assignee: Sandisk 3D LLCInventors: April Schricker, Brad Herner, Mark Clark
-
Patent number: 7893417Abstract: A phase changeable memory cell is disclosed. According to embodiments of the invention, a phase changeable memory cell is formed that has a reduced contact area with one of the electrodes, compared to previously known phase changeable memory cells. This contact area can be a sidewall of one of the electrodes, or a perimeter edge of a contact opening through the electrode. Thus, when the thickness of the electrode is relatively thin, the contact area between the electrode and the phase changeable material pattern is relatively very small. As a result, it is possible to reduce power consumption of the phase changeable memory device and to form reliable and compact phase changeable memory cells.Type: GrantFiled: December 7, 2007Date of Patent: February 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yongho Ha, Jihye Yi, Hyunjo Kim
-
Patent number: 7884342Abstract: Memory devices are described along with manufacturing methods. An embodiment of a memory device as described herein includes a conductive bit line and a plurality of first electrodes. The memory device includes a plurality of insulating members, the insulating members having a thickness between a corresponding first electrode and a portion of the bit line acting as a second electrode. The memory device further includes an array of bridges of memory material having at least two solid phases, the bridges contacting respective first electrodes and extending across the corresponding insulating member to the bit line. The bridges define an inter-electrode path between the corresponding first electrode and the bit line defined by the thickness of the insulating member.Type: GrantFiled: July 31, 2007Date of Patent: February 8, 2011Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7879646Abstract: The invention includes a device displaying differential negative resistance characterized by a current-versus-voltage profile having a peak-to-valley ratio of at least about 9. The invention also includes a semiconductor construction comprising a substrate, and a first layer over the substrate. The first layer comprises Ge and one or more of S, Te and Se. A second layer is over the first layer. The second layer comprises M and A, where M is a transition metal and A is one or more of O, S, Te and Se. A third layer is over the second layer, and comprises Ge and one or more of S, Te and Se. The first, second and third layers are together incorporated into an assembly displaying differential negative resistance. Additionally, the invention includes methodology for forming assemblies displaying differential negative resistance, such as tunnel diode assemblies.Type: GrantFiled: January 31, 2008Date of Patent: February 1, 2011Assignee: Micron Technology, Inc.Inventor: Kristy A. Campbell
-
Patent number: 7880159Abstract: A phase change memory device includes a semiconductor substrate having active regions and an isolation structure; gate lines extending in a direction perpendicular to the active regions; a source region and a drain region formed in a surface of each active region; a dot type lower electrode including a first contact plug formed in the drain region; second contact plugs formed in the source region and the isolation structure forming a line parallel to the gate line; a lower electrode contact formed on the lower electrode; a phase change layer and an upper electrode formed on the lower electrode contact; an upper electrode contact formed on the upper electrode; contacts for ground lines, formed between the active regions to come into contact with the second contact plugs; a bit line formed in the active region; and ground lines formed between the active regions.Type: GrantFiled: September 15, 2009Date of Patent: February 1, 2011Assignee: Hynix Semiconductor Inc.Inventor: Heon Yong Chang