Having Metal Oxide Or Copper Sulfide Compound Semiconductor Component Patents (Class 438/104)
-
Publication number: 20140167034Abstract: A display device, an array substrate and a manufacturing method thereof are provided. The array substrate comprises a substrate, a gate electrode on the substrate, a gate insulating layer, an active layer, an etch stop layer, a source/drain electrode layer, a passivation layer and a pixel electrode layer; wherein the active layer is a metal oxide semiconductor, a metal oxide insulating layer is provided between the gate insulating layer and the active layer, the gate insulating layer is located between the gate electrode and the metal oxide insulating layer, and the metal oxide insulating layer is located between the gate insulating layer and the active layer.Type: ApplicationFiled: December 3, 2013Publication date: June 19, 2014Applicant: BOE TECHNOLOGY GROUP CO., LTD.Inventors: XIANG LIU, GANG WANG, JIANSHE XUE
-
Publication number: 20140170809Abstract: An embodiment of the disclosed invention is a method for manufacturing a semiconductor device, which includes the steps of: forming a first insulating film; performing oxygen doping treatment on the first insulating film to supply oxygen to the first insulating film; forming a source electrode, a drain electrode, and an oxide semiconductor film electrically connected to the source electrode and the drain electrode, over the first insulating film; performing heat treatment on the oxide semiconductor film to remove a hydrogen atom in the oxide semiconductor film; forming a second insulating film over the oxide semiconductor film; and forming a gate electrode in a region overlapping with the oxide semiconductor film, over the second insulating film. The manufacturing method allows the formation of a semiconductor device including an oxide semiconductor, which has stable electrical characteristics and high reliability.Type: ApplicationFiled: February 20, 2014Publication date: June 19, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Publication number: 20140167033Abstract: An oxide sintered body includes indium oxide and gallium solid-solved therein, the oxide sintered body having an atomic ratio “Ga/(Ga+In)” of 0.001 to 0.12, containing indium and gallium in an amount of 80 atom % or more based on total metal atoms, and having an In2O3 bixbyite structure.Type: ApplicationFiled: November 20, 2013Publication date: June 19, 2014Applicant: IDEMITSU KOSAN CO., LTD.Inventors: Futoshi UTSUNO, Kazuyoshi INOUE, Hirokazu KAWASHIMA, Masashi KASAMI, Koki YANO, Kota TERAI
-
Publication number: 20140167031Abstract: A method for fabricating array substrate, an array substrate and a display device. The method for fabricating the array substrate comprises forming a thin film transistor, a first transparent electrode (14) and a second transparent electrode (19), wherein a multi dimensional electric field is created by the first transparent electrode (17) and the second transparent electrode (19), wherein forming the first transparent electrode (17) comprises: forming a metal oxide film presenting semiconductor properties; forming the first transparent electrode (17) by subjecting a portion of the metal oxide film to metallization treatment, and forming a semiconductor active layer (141) from a portion which is not subjected to the metallization treatment.Type: ApplicationFiled: December 13, 2012Publication date: June 19, 2014Applicant: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Seungjin Choi, Heecheol Kim, Youngsuk Song, Seongyeol Yoo
-
Patent number: 8753920Abstract: Provided is a precursor composition for an oxide semiconductor. The precursor composition for the oxide semiconductor includes a metal complex compound formed by a metal ion and an organic ligand, wherein the precursor composition is represented by the following Formula 1. MAn ??(Formula 1) Herein, M is a metal ion, A is an organic ligand which includes ?-substituted carboxylate, and n is a natural number.Type: GrantFiled: August 1, 2011Date of Patent: June 17, 2014Assignee: Samsung Display Co., Ltd.Inventors: Bo Sung Kim, Doo-Hyoung Lee, Yeon-Taek Jeong, Ki-Beom Lee, Young-Min Kim, Tae-Young Choi, Seon-Pil Jang, Kang-Moon Jo
-
Patent number: 8754410Abstract: An array substrate includes a gate line on a substrate including a pixel region, the gate line extending in one direction; a gate electrode in the pixel region and extending from the gate line; a gate insulating layer on the gate line and the gate electrode; a data line on the gate insulating layer and crossing the gate line to define the pixel region; an oxide semiconductor layer on the gate insulating layer and having three ends, the oxide semiconductor layer corresponding to the gate electrode; an etch stopper on the oxide semiconductor layer to expose the three ends of the oxide semiconductor layer; a source electrode contacting two ends of the three ends of the oxide semiconductor layer and extending from the data line; and a drain electrode contacting one end of the three ends of the oxide semiconductor layer and spaced apart from the source electrode.Type: GrantFiled: December 6, 2012Date of Patent: June 17, 2014Assignee: LG Display Co., Ltd.Inventors: Heon-Kwang Park, Dong-Hun Lim
-
Patent number: 8753928Abstract: In a process of manufacturing a transistor including an oxide semiconductor layer, an amorphous oxide semiconductor layer which includes a region containing excess oxygen as compared to a stoichiometric composition ratio of an oxide semiconductor in a crystalline state is formed over a silicon oxide film, an aluminum oxide film is formed over the amorphous oxide semiconductor layer, and then heat treatment is performed so that at least part of the amorphous oxide semiconductor layer is crystallized and an oxide semiconductor layer which includes a crystal having a c-axis substantially perpendicular to a surface of the oxide semiconductor layer is formed.Type: GrantFiled: March 7, 2012Date of Patent: June 17, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yuhei Sato, Keiji Sato, Tetsunori Maruyama
-
Patent number: 8753921Abstract: A method for producing a semiconductor device according to the present invention includes a step of sputtering a target (100A). The target (100A) includes a plurality of target tiles (11A) located while having a gap therebetween; a backing plate (15A) for supporting the plurality of target tiles (11A); and a bonding member (17A) provided between the backing plate (15A) and the plurality of target tiles (11A). The plurality of target tiles (11A) each contain In, Ga and Zn. When the target (100A) is seen in a direction normal thereto from the side on which the plurality of target tiles (11A) are located, the plurality of target tiles (11A) are each smaller than an insulating substrate (1), and the bonding member (17A) cannot be seen through the gap.Type: GrantFiled: September 9, 2011Date of Patent: June 17, 2014Assignee: Sharp Kabushiki KaishaInventors: Tetsuo Fujita, Yukinobu Nakata, Tohru Daitoh
-
Patent number: 8753919Abstract: Some embodiments include memory cells having programmable material between a pair of electrodes. The programmable material includes a material selected from the group consisting of a metal silicate with a ratio of metal to silicon within a range of from about 2 to about 6, and metal aluminate with a ratio of metal to aluminum within a range of from about 2 to about 6. Some embodiments include methods of forming memory cells. First electrode material is formed. Programmable material is formed over the first electrode material, with the programmable material including metal silicate and/or metal aluminate. Second electrode material is formed over the programmable material, and then an anneal is conducted at a temperature within a range of from about 300° C. to about 500° C. for a time of from about 1 minute to about 1 hour.Type: GrantFiled: December 12, 2013Date of Patent: June 17, 2014Assignee: Micron Technology, Inc.Inventors: D. V. Nirmal Ramaswamy, Murali Balakrishnan, Alessandro Torsi, Noel Rocklein
-
Publication number: 20140162402Abstract: It is an object to provide a semiconductor device having a new productive semiconductor material and a new structure. The semiconductor device includes a first conductive layer over a substrate, a first insulating layer which covers the first conductive layer, an oxide semiconductor layer over the first insulating layer that overlaps with part of the first conductive layer and has a crystal region in a surface part, second and third conductive layers formed in contact with the oxide semiconductor layer, an insulating layer which covers the oxide semiconductor layer and the second and third conductive layers, and a fourth conductive layer over the insulating layer that overlaps with part of the oxide semiconductor layer.Type: ApplicationFiled: February 18, 2014Publication date: June 12, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei YAMAZAKI, Kei TAKAHASHI, Yoshiaki ITO
-
Publication number: 20140159037Abstract: A thin film transistor, a method of manufacturing the thin film transistor, and a display device including the thin film transistor are provided. The thin film transistor comprises an oxide semiconductor layer, a gate electrode, a source electrode and a drain electrode formed on a substrate in a coplanar configuration. A first conductive member is in direct contact with the oxide semiconductor layer and in direct contact with the source electrode. A second conductive member is in direct contact with the oxide semiconductor layer and in direct contact with the drain electrode. The first conductive member and the second conductive member are arranged to decrease resistance between a channel region of the oxide semiconductor layer and the source and drain electrodes.Type: ApplicationFiled: December 3, 2013Publication date: June 12, 2014Applicant: LG Display Co., Ltd.Inventors: SeYeoul Kwon, MinGu Cho, Sangcheon Youn
-
Publication number: 20140159035Abstract: According to example embodiments, a transistor may include a gate electrode, a gate insulating layer, and a channel layer stacked on each other; and a source electrode and a drain electrode contacting first and second regions of the channel layer, respectively. The channel layer may include metal oxynitride. The first and second regions of the channel layer may be treated with a plasma containing hydrogen, and the first and second regions have a higher carrier concentration than a carrier concentration of a remaining region of the channel layer. The first and second regions of the channel layer may have a lower oxygen concentration and a higher nitrogen concentration than that of the remaining region thereof. The metal oxynitride of the channel layer may include a zinc oxynitride (ZnON)-based semiconductor.Type: ApplicationFiled: September 3, 2013Publication date: June 12, 2014Applicants: SAMSUNG DISPLAY CO., LTD., SAMSUNG ELECTRONICS CO., LTD.Inventors: Joon-seok PARK, Sun-jae KIM, Tae-sang KIM, Hyun-suk KIM, Myung-kwan RYU, Seok-jun SEO, Jong-baek SEON, Kyoung-seok SON, Sang-yoon LEE
-
Publication number: 20140159033Abstract: An array substrate includes a substrate; an oxide semiconductor layer on the substrate, the oxide semiconductor layer including an active area and source and drain areas at both sides of the active area; a gate insulating layer and a gate electrode sequentially on the active area of the oxide semiconductor layer; an inter insulating layer on the gate electrode and having first and second semiconductor contact holes that expose the source and drain areas respectively; and source and drain electrodes on the inter insulating layer and contacting the source and drain areas through the first and second semiconductor contact holes, respectively, wherein the first and second semiconductor contact holes are disposed in two regions.Type: ApplicationFiled: June 11, 2013Publication date: June 12, 2014Inventors: Ho-Young JEONG, Young-Jang LEE, Bok-Young LEE
-
Publication number: 20140159008Abstract: A double gate type thin film transistor includes a first electrode on a substrate; a gate insulating layer on the first gate electrode; a semiconductor layer on the gate insulating layer corresponding to the first gate electrode; an etch stop layer on the semiconductor layer; source and drain electrodes contacting both sides of the semiconductor layer, respectively, and spaced apart from each other on the etch stop layer; a passivation layer on the source and drain electrode; and a second gate electrode on the passivation layer and having a double-layered structure of a transparent electrode and an opaque electrode.Type: ApplicationFiled: December 5, 2013Publication date: June 12, 2014Applicant: LG DISPLAY CO., LTD.Inventors: Woo-Cheol Jeong, Sung-Jun Yun, Ju-Hee Son
-
Publication number: 20140159036Abstract: According to example embodiments of the inventive concept, provided is a transistor with a nano-layered oxide semiconductor layer. The oxide semiconductor layer may include at least one first nano layer and at least one second nano layer that are alternatingly stacked one on another. Here, the first nano layer and the second nano layer may include different materials from each other, and thus, a channel with high electron mobility may be formed at the interface between the first and second nano layers. Accordingly, the transistor can have high reliability.Type: ApplicationFiled: September 6, 2013Publication date: June 12, 2014Applicant: Electronics and Telecommunications Research InstituteInventors: Su Jae LEE, Chi-Sun HWANG, Hye Yong CHU, Sang Chul LIM, Jae-Eun PI, Min Ki RYU
-
Publication number: 20140162403Abstract: The present invention relates to an etching solution being capable of selectively etching a copper/molybdenum-based multilayer thin film with respect to a semiconductor device having an oxide semiconductor layer and a copper/molybdenum-based multilayer thin film, wherein the etching solution comprises (A) hydrogen peroxide, (B) an inorganic acid containing no fluorine atom, (C) an organic acid, (D) an amine compound having 2 to 10 carbon atoms, and having an amino group and at least one group selected from an amino group and a hydroxyl group, (E) an azole, and (F) a hydrogen peroxide stabilizer, and has a pH of 2.5 to 5, as well as an etching method using the etching solution for selectively etching a copper/molybdenum-based multilayer thin film from a semiconductor device having an oxide semiconductor layer and a copper/molybdenum-based multilayer thin film.Type: ApplicationFiled: July 25, 2012Publication date: June 12, 2014Applicant: MITSUBISHI GAS CHEMICAL COMPANY, INC.Inventors: Satoshi Okabe, Tomoyuki Adaniya, Taketo Maruyama
-
Patent number: 8748223Abstract: An object is to provide an oxide semiconductor having stable electric characteristics and a semiconductor device including the oxide semiconductor. A manufacturing method of a semiconductor film by a sputtering method includes the steps of holding a substrate in a treatment chamber which is kept in a reduced-pressure state; heating the substrate at lower than 400° C.; introducing a sputtering gas from which hydrogen and moisture are removed in the state where remaining moisture in the treatment chamber is removed; and forming an oxide semiconductor film over the substrate with use of a metal oxide which is provided in the treatment chamber as a target. When the oxide semiconductor film is formed, remaining moisture in a reaction atmosphere is removed; thus, the concentration of hydrogen and the concentration of hydride in the oxide semiconductor film can be reduced. Thus, the oxide semiconductor film can be stabilized.Type: GrantFiled: September 23, 2010Date of Patent: June 10, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Junichiro Sakata, Akiharu Miyanaga, Masayuki Sakakura, Junichi Koezuka, Tetsunori Maruyama, Yuki Imoto
-
Patent number: 8748861Abstract: An AlGaN/GaN-HEMT has a structure including: compound semiconductor layers formed on a substrate; a gate electrode, a gate pad that has a current path formed between the gate electrode and itself, and a semiconductor layer that is spontaneously polarized and piezoelectrically polarized, which are formed on the compound semiconductor layer; and a gate electrode connection layer formed on the semiconductor layer, wherein the gate electrode connection layer and the gate electrode are electrically connected with each other. This structure which is relatively simple allows the AlGaN/GaN-HEMT to realize an intended normally-off operation without causing such inconveniences as increase in a sheet resistance, increase in an on-resistance, and increase in a leakage current.Type: GrantFiled: August 16, 2012Date of Patent: June 10, 2014Assignee: Fujitsu LimitedInventor: Atsushi Yamada
-
Patent number: 8748881Abstract: An embodiment is a semiconductor device which includes a first oxide semiconductor layer over a substrate having an insulating surface and including a crystalline region formed by growth from a surface of the first oxide semiconductor layer toward an inside; a second oxide semiconductor layer over the first oxide semiconductor layer; a source electrode layer and a drain electrode layer which are in contact with the second oxide semiconductor layer; a gate insulating layer covering the second oxide semiconductor layer, the source electrode layer, and the drain electrode layer; and a gate electrode layer over the gate insulating layer and in a region overlapping with the second oxide semiconductor layer. The second oxide semiconductor layer is a layer including a crystal formed by growth from the crystalline region.Type: GrantFiled: November 22, 2010Date of Patent: June 10, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8748222Abstract: A method for manufacturing oxide thin film transistors includes steps of: forming a gate, a drain electrode, a source electrode, and an oxide semiconductor layer respectively. The oxide semiconductor layer is formed on the gate electrode; the drain electrode and the source electrode are formed at two opposite sides of the oxide semiconductor layer. The method further includes a step of depositing a dielectric layer of silicon oxide, and a reacting gas for depositing the silicon oxide includes silane and nitrous oxide. A flow rate of nitrous oxide is in a range from 10 to 200 standard cubic centimeters per minute (SCCM). Oxide thin film transistors manufactured by above method has advantages of low leakage, high mobility, and other integrated circuit member can be directly formed on the thin film transistor array substrate of a display device.Type: GrantFiled: May 5, 2010Date of Patent: June 10, 2014Assignee: E Ink Holdings Inc.Inventors: Ted-Hong Shinn, Henry Wang, Fang-An Shu, Yao-Chou Tsai
-
Patent number: 8748879Abstract: A semiconductor device, a thin film transistor, and a method for producing the same capable of decreasing the management cost, and capable of decreasing the production steps to reduce the production cost are proposed. A method for producing a thin film transistor 2 provided with a semiconductor which is composed of a prescribed material and serves as an active layer 41 and a conductor which is composed of a material having the same composition as that of the prescribed material and serves as at least one of a source electrode 51, a drain electrode 53 and a pixel electrode 55, which includes the steps of simultaneously forming into a film an object to be processed and a conductor (a source electrode 51, a source wire 52, a drain electrode 53, a drain wire 54 and a pixel electrode 55) which are composed of the amorphous prescribed material, followed by simultaneous shaping, and crystallizing the object to be processed which has been shaped to allow it to be the active layer 41.Type: GrantFiled: May 1, 2008Date of Patent: June 10, 2014Assignee: Idemitsu Kosan Co., Ltd.Inventors: Koki Yano, Kazuyoshi Inoue, Futoshi Utsuno, Masashi Kasami, Katsunori Honda
-
Patent number: 8748878Abstract: The present application provides a thin film transistor and a method of manufacturing same capable of suppressing diffusion of aluminum to oxide semiconductor and selectively etching oxide semiconductor and aluminum oxide. The thin film transistor includes: a gate electrode; a channel layer whose main component is oxide semiconductor; a gate insulating film provided between the gate electrode and the channel layer; a sealing layer provided on the side opposite to the gate electrode, of the channel layer; and a pair of electrodes which are in contact with the channel layer and serve as a source and a drain. The sealing layer includes at least a first insulating film made of a first insulating material, and a second insulating film made of a second insulting material having etching selectivity to each of the oxide semiconductor and the first insulating material and provided between the first insulating film and the channel layer.Type: GrantFiled: February 22, 2010Date of Patent: June 10, 2014Assignee: Sony CorporationInventors: Norihiko Yamaguchi, Satoshi Taniguchi, Hiroko Miyashita, Yasuhiro Terai
-
Patent number: 8748224Abstract: A transistor with superior electric characteristics is manufactured. An oxide insulating film is formed over a substrate, an oxide semiconductor film is formed over the oxide insulating film, heat treatment is then conducted at a temperature at which hydrogen contained in the oxide semiconductor film is desorbed and part of oxygen contained in the oxide insulating film is desorbed, then the heated oxide semiconductor film is etched into a predetermined shape to form an island-shaped oxide semiconductor film, a pair of electrodes is formed over the island-shaped oxide semiconductor film, a gate insulating film is formed over the pair of electrodes and the island-shaped oxide semiconductor film, and a gate electrode is formed over the gate insulating film.Type: GrantFiled: August 4, 2011Date of Patent: June 10, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kosei Noda, Toshinari Sasaki
-
Publication number: 20140154837Abstract: To improve electric characteristics of a semiconductor device including an oxide semiconductor. Alternatively, to improve reliability of a semiconductor device including an oxide semiconductor. In a transistor including a first oxide film, an oxide semiconductor film, a pair of electrodes in contact with the oxide semiconductor film, and a second oxide film in contact with the oxide semiconductor film and the pair of electrodes, oxygen is added to the first oxide film and the second oxide film in contact with the oxide semiconductor film and the pair of electrodes, so that oxygen vacancies are reduced. The oxygen is diffused to the oxide semiconductor film by heat treatment or the like; thus, oxygen vacancies in the oxide semiconductor film are reduced.Type: ApplicationFiled: December 2, 2013Publication date: June 5, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Publication number: 20140151686Abstract: A semiconductor device including a transistor having a reduced number of oxygen vacancies in a channel formation region of an oxide semiconductor with stable electrical characteristics or high reliability is provided. A gate insulating film is formed over a gate electrode; an oxide semiconductor layer is formed over the gate insulating film; an oxide layer is formed over the oxide semiconductor layer by a sputtering method to form an stacked-layer oxide film including the oxide semiconductor layer and the oxide layer; the stacked-layer oxide film is processed into a predetermined shape; a conductive film containing Ti as a main component is formed over the stacked-layer oxide film; the conductive film is etched to form source and drain electrodes and a depression portion on a back channel side; and portions of the stacked-layer oxide film in contact with the source and drain electrodes are changed to an n-type by heat treatment.Type: ApplicationFiled: November 26, 2013Publication date: June 5, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei YAMAZAKI, Yasutaka NAKAZAWA, Masami JINTYOU, Junichi KOEZUKA, Kenichi OKAZAKI, Takuya HIROHASHI, Shunsuke ADACHI
-
Publication number: 20140151692Abstract: Disclosed is a semiconductor device including: an insulating layer; a source electrode and a drain electrode embedded in the insulating layer; an oxide semiconductor layer in contact and over the insulating layer, the source electrode, and the drain electrode; a gate insulating layer over and covering the oxide semiconductor layer; and a gate electrode over the gate insulating layer, where the upper surfaces of the insulating layer, the source electrode, and the drain electrode exist coplanarly. The upper surface of the insulating layer, which is in contact with the oxide semiconductor layer, has a root-mean-square (RMS) roughness of 1 nm or less, and the difference in height between the upper surface of the insulating layer and the upper surface of the source electrode or the drain electrode is less than 5 nm. This structure contributes to the suppression of defects of the semiconductor device and enables their miniaturization.Type: ApplicationFiled: February 4, 2014Publication date: June 5, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromichi GODO, Ryota IMAHAYASHI, Kiyoshi KATO
-
Publication number: 20140151682Abstract: The present invention provides a circuit board having excellent productivity, particularly a circuit board having excellent productivity with respect to a semiconductor layer and source layer forming step, a display device, and a process for producing a circuit board. The circuit board of the present invention is a circuit board including an oxide semiconductor layer and an electrode connected to the oxide semiconductor layer, wherein the electrode is formed by essentially laminating a layer made of a metal other than copper and a layer containing copper.Type: ApplicationFiled: April 13, 2011Publication date: June 5, 2014Applicant: Sharp Kabushiki KaishaInventors: Yuichi Saito, Yohsuke Kanzaki, Yudai Takanishi, Tetsuya Okamoto, Yoshiki Nakatani, Yoshimasa Chikama
-
Patent number: 8741698Abstract: Atomic layer deposition (ALD) can be used to form a dielectric layer of zirconium oxide for use in a variety of electronic devices. Forming the dielectric layer includes depositing zirconium oxide using atomic layer deposition. A method of atomic layer deposition to produce a metal-rich metal oxide comprises the steps of providing a silicon substrate in a reaction chamber, pulsing a zirconium precursor for a predetermined time to deposit a first layer, and oxidizing the first layer with water vapor to produce the metal-rich metal oxide. The metal-rich metal oxide has superior properties for non-volatile resistive-switching memories.Type: GrantFiled: November 29, 2011Date of Patent: June 3, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Jinhong Tong, Vidyut Gopal, Imran Hashim, Randall Higuchi, Albert Lee
-
Patent number: 8742390Abstract: A memory cell and method including a first electrode conformally formed through a first opening in a first dielectric layer, a resistive layer conformally formed on the first electrode, a second electrode conformally formed on the resistive layer, and a second dielectric layer conformally formed on the second electrode, the second dielectric layer including a second opening. The first dielectric layer is formed on a substrate including a first metal layer. The first electrode and the resistive layer collectively include a first lip region that extends a first distance beyond a region defined by the first opening. The second electrode and the second dielectric layer collectively include a second lip region that extends a second distance beyond the region defined by the first opening. The second electrode is coupled to a second metal layer using a via that extends through the second opening.Type: GrantFiled: November 12, 2012Date of Patent: June 3, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Chi Tu, Wen-Ting Chu, Yu-Wen Liao, Chih-Yang Chang, Hsia-Wei Chen, Chin-Chieh Yang
-
Patent number: 8742412Abstract: A thin film transistor includes a gate electrode, a gate insulation layer, a channel layer, a source electrode, and a drain electrode formed on a substrate, in which: the channel layer contains indium, germanium, and oxygen; and the channel layer has a compositional ratio expressed by In/(In+Ge) of 0.5 or more and 0.97 or less.Type: GrantFiled: January 30, 2009Date of Patent: June 3, 2014Assignee: Canon Kabushiki KaishaInventors: Amita Goyal, Naho Itagaki, Tatsuya Iwasaki
-
Patent number: 8742414Abstract: Provided are a composition for an oxide thin film, a preparation method of the composition, a method for forming an oxide thin film using the composition, an electronic device including the oxide thin film, and a semiconductor device including the oxide thin film. The composition for the oxide thin film includes a metal precursor and nitric acid-based stabilizer. The metal precursor includes at least one of a metal nitrate, a metal nitride, and hydrates thereof.Type: GrantFiled: October 16, 2012Date of Patent: June 3, 2014Assignee: Industry-Academic Cooperation Foundation, Yonsei UniversityInventors: Hyun Jae Kim, Woong Hee Jeong, You Seung Rim
-
Patent number: 8742389Abstract: According to example embodiments, a variable resistance memory device may include memory cells, in which contact areas between word lines and a variable resistance layer are almost constant. The variable resistance memory device may include a vertical electrode on a substrate, horizontal electrode layers and insulating layers sequentially and alternately stacked on the substrate. The horizontal electrode layers and the insulating layers may be adjacent to the vertical electrode. The variable resistance layer may be between the vertical electrode the horizontal electrode layers. A thickness of one of the horizontal electrode layers adjacent to the substrate may be thickness than a thickness of an other of the horizontal electrode layers that is spaced apart from the substrate.Type: GrantFiled: October 19, 2012Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Seok-won Lee
-
Publication number: 20140145186Abstract: The present invention generally relates to an offset electrode TFT and a method of its manufacture. The offset electrode TFT is a TFT in which one electrode, either the source or the drain, surrounds the other electrode. The gate electrode continues to be below both the source and the drain electrodes. By redesigning the TFT, less voltage is necessary to transfer the voltage from the source to the drain electrode as compared to traditional bottom gate TFTs or top gate TFTs. The offset electrode TFT structure is applicable not only to silicon based TFTs, but also to transparent TFTs that include metal oxides such as zinc oxide or IGZO and metal oxynitrides such as ZnON.Type: ApplicationFiled: January 29, 2014Publication date: May 29, 2014Applicant: APPLIED MATERIALS, INC.Inventor: Yan YE
-
Publication number: 20140147966Abstract: The semiconductor device (100) according to the present invention includes a gate electrode (102) of a TFT, a gate insulating layer (103) formed on the gate electrode (102), an oxide semiconductor layer (107) disposed on the gate insulating layer (103), a protecting layer (108) formed on the oxide semiconductor layer (107) by a spin-on-glass technique, and a source electrode (105) and a drain electrode (106) disposed on the protecting layer (108). Via a first contact hole (131) formed in the protecting layer (108), the source electrode (105) is electrically connected to the oxide semiconductor layer (104), and via a second contact hole (132), the drain electrode (106) is electrically connected to the oxide semiconductor layer (104).Type: ApplicationFiled: November 1, 2011Publication date: May 29, 2014Applicant: SHARP KABUSHIKI KAISHAInventors: Okifumi Nakagawa, Yoshimasa Chikama, Takeshi Hara, Hiromitsu Katsui
-
Publication number: 20140147967Abstract: A method of manufacturing an oxide thin film transistor includes forming a gate electrode on a substrate; forming a gate insulating film the gate electrode; forming an oxide semiconductor layer on the gate insulating film; sequentially forming a lower data metal layer and an upper data metal layer on including the oxide semiconductor layer; forming an upper source pattern and an upper drain pattern by patterning the upper data metal layer by a wet etching; forming a lower source pattern and a lower drain pattern by patterning the lower data metal layer by a dry etching using the upper source pattern and the upper drain pattern as a mask to form a source electrode and a drain electrode; forming a first passivation film on the source and drain electrodes; performing a heat treatment on the oxide semiconductor layer; and forming a second passivation film on the first passivation film.Type: ApplicationFiled: October 16, 2013Publication date: May 29, 2014Applicant: LG DISPLAY CO., LTD.Inventors: Sang-Moo Park, Bong-Chul Kim, Chan-Ki Ha, Jin-Woo Kwon, Heung-Jo Lee
-
Publication number: 20140147968Abstract: Provided is a method for manufacturing a semiconductor device so as not expose a semiconductor layer to moisture and the number of masks is reduced. For example, a first conductive film, a first insulating film, a semiconductor film, a second conductive film, and a mask film are formed. The first mask film is processed to form a first mask layer. Dry etching is performed on the first insulating film, the semiconductor film, and the second conductive film with the use of the first mask layer to form a thin film stack body, so that a surface of the first conductive film is at least exposed. Sidewall insulating layers covering side surfaces of the thin film stack body are formed. The first conductive film is side-etched to form a first electrode. A second electrode layer is formed with the second mask layer.Type: ApplicationFiled: January 30, 2014Publication date: May 29, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takafumi MIZOGUCHI, Kojiro SHIRAISHI
-
Publication number: 20140145180Abstract: Disclosed are a self-aligned thin film transistor capable of simultaneously improving an operation speed and stability and minimizing a size thereof by forming source and drain electrodes so as to be self-aligned, and a fabrication method thereof. The method of fabricating a thin film transistor according to an exemplary embodiment of the present disclosure includes: forming an active layer, a gate insulator, and a gate layer on a substrate; forming a photoresist layer pattern for defining a shape of a gate electrode on the gate layer; etching the gate layer, the gate insulator, and the active layer by using the photoresist layer pattern; depositing a source and drain layer on the etched substrate by a deposition method having directionality; and forming a gate electrode and self-aligned source electrode and drain electrode by removing the photoresist layer pattern.Type: ApplicationFiled: September 19, 2013Publication date: May 29, 2014Applicant: Electronics and Telecommunications Research InstituteInventors: Him Chan Oh, Chi Sun Hwang, Sang Hee Park
-
Publication number: 20140147948Abstract: According to one embodiment, a thin film transistor includes: a substrate; a semiconductor layer; first and second insulating films; and gate, source and drain electrodes. The semiconductor layer is provided on the substrate. The semiconductor layer is made of an oxide having indium. The semiconductor layer has first and second regions and other region. The first insulating film covers a top face of the other region. The second insulating film covers at least a pair of side surfaces of the semiconductor layer. The second insulating film is formed under a condition different from that for the first insulating film. The gate electrode is provided on the first and second insulating films or below the semiconductor layer. The source and drain electrodes are provided on the first and second regions, respectively. The drain and source electrodes sandwich the pair of the side surfaces of the semiconductor layer.Type: ApplicationFiled: February 3, 2014Publication date: May 29, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Tomomasa Ueda, Shintaro Nakano, Nobuyoshi Saito, Kentaro Miura, Yujiro Hara, Hajime Yamaguchi
-
Publication number: 20140147969Abstract: An object is to provide a technique by which a semiconductor device including a high-performance and high-reliable transistor is manufactured. A protective conductive film which protects an oxide semiconductor layer when a wiring layer is formed from a conductive layer is formed between the oxide semiconductor layer and the conductive layer, and an etching process having two steps is performed. In a first etching step, an etching is performed under conditions that the protective conductive film is less etched than the conductive layer and the etching selectivity of the conductive layer to the protective conductive film is high. In a second etching step, etching is performed under conditions that the protective conductive film is more easily etched than the oxide semiconductor layer and the etching selectivity of the protective conductive film to the oxide semiconductor layer is high.Type: ApplicationFiled: January 31, 2014Publication date: May 29, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masami JINTYOU, Yamato AIHARA, Katsuaki TOCHIBAYASHI, Toru ARAKAWA
-
Publication number: 20140145178Abstract: A switching element includes an active pattern including a channel portion, a source portion connected to the channel portion, and a drain portion connected to the channel portion, the source portion, a gate electrode overlapping the channel portion of the active pattern, a gate insulation layer disposed between the channel portion of the active pattern and the gate electrode, a source electrode disposed on the source portion of the active pattern to make ohmic contact with the source portion, and a drain electrode disposed on the drain portion of the active pattern to make ohmic contact with the drain portion. The drain portion and the channel portion of the active pattern include the same or substantially the same material.Type: ApplicationFiled: March 15, 2013Publication date: May 29, 2014Applicant: SAMSUNG DISPLAY CO., LTD.Inventors: YONG-SU LEE, Su-Hyoung Kang, Yoon-Ho Khang, Hyun-Jae Na, Sang-Ho Park, Se-Hwan Yu, Myoung-Geun Cha
-
Publication number: 20140145185Abstract: A sputtering target including a sintered body including In, Ga and Mg, the sintered body including one or more compounds selected from a compound represented by In2O3, a compound represented by In(GaMg)O4, a compound represented by Ga2MgO4 and a compound represented by In2MgO4, and having an atomic ratio In/(In+Ga+Mg) of 0.5 or more and 0.9999 or less and an atomic ratio (Ga+Mg)/(In+Ga+Mg) of 0.0001 or more and 0.5 or less.Type: ApplicationFiled: June 28, 2012Publication date: May 29, 2014Inventors: Kazuaki Ebata, Shigekazu Tomai, Kota Terai, Shigeo Matsuzaki, Koki Yano
-
Patent number: 8735864Abstract: Embodiments of the invention generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has an improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. In one embodiment, the current limiting component comprises a resistive material that is configured to improve the switching performance and lifetime of the resistive switching memory element. The electrical properties of the current limiting layer are configured to lower the current flow through the variable resistance layer during the logic state programming steps (i.e., “set” and “reset” steps) by adding a fixed series resistance in the resistive switching memory element found in the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel nitride that is a current limiting material that is disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: GrantFiled: August 20, 2013Date of Patent: May 27, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Mihir Tendulkar, Tim Minvielle, Yun Wang, Takeshi Yamaguchi
-
Patent number: 8735209Abstract: An apparatus or method can include forming a graphene layer including a working surface, forming a polyvinyl alcohol (PVA) layer upon the working surface of the graphene layer, and forming a dielectric layer upon the PVA layer. In an example, the PVA layer can be activated and the dielectric layer can be deposited on an activated portion of the PVA layer. In an example, an electronic device can include such apparatus, such as included as a portion of graphene field-effect transistor (GFET), or one or more other devices.Type: GrantFiled: March 15, 2013Date of Patent: May 27, 2014Assignee: The Trustees of Columbia University in the City of New YorkInventors: Inanc Meric, Kenneth Shepard, Noah J. Tremblay, Philip Kim, Colin P. Nuckolls
-
Patent number: 8735217Abstract: A nonvolatile memory element is disclosed comprising a first electrode, a near-stoichiometric metal oxide memory layer having bistable resistance, and a second electrode in contact with the near-stoichiometric metal oxide memory layer. At least one electrode is a resistive electrode comprising a sub-stoichiometric transition metal nitride or oxynitride, and has a resistivity between 0.1 and 10 ?cm. The resistive electrode provides the functionality of an embedded current-limiting resistor and also serves as a source and sink of oxygen vacancies for setting and resetting the resistance state of the metal oxide layer. Novel fabrication methods for the second electrode are also disclosed.Type: GrantFiled: September 4, 2013Date of Patent: May 27, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Hieu Pham, Vidyut Gopal, Imran Hashim, Tim Minvielle, Dipankar Pramanik, Yun Wang, Takeshi Yamaguchi, Hong Sheng Yang
-
Patent number: 8735883Abstract: A method for fabricating an oxide thin film transistor includes sequentially forming a gate insulating film, an oxide semiconductor layer, and a first insulating layer; selectively patterning the oxide semiconductor layer and the first insulating layer to form an active layer and an insulating layer pattern on the gate electrode; forming a second insulating layer on the substrate having the active layer and the insulating layer pattern formed thereon; and selectively patterning the insulating layer pattern and the second insulating layer to form first and second etch stoppers on the active layer. The oxide semiconductor layer may be a ternary system or quaternary system oxide semiconductor comprising a combination of AxByCzO (A, B, C=Zn, Cd, Ga, In, Sn, Hf, Zr; x, y, z?0).Type: GrantFiled: December 13, 2011Date of Patent: May 27, 2014Assignee: LG Display Co., Ltd.Inventors: Dae-Hwan Kim, Byung-Kook Choi, Sul Lee, Hoon Yim
-
Patent number: 8735211Abstract: The present disclosure includes a high density resistive random access memory (RRAM) device, as well as methods of fabricating a high density RRAM device. One method of forming an RRAM device includes forming a resistive element having a metal-metal oxide interface. Forming the resistive element includes forming an insulative material over the first electrode, and forming a via in the insulative material. The via is conformally filled with a metal material, and the metal material is planarized to within the via. A portion of the metal material within the via is selectively treated to create a metal-metal oxide interface within the via. A second electrode is formed over the resistive element.Type: GrantFiled: June 14, 2012Date of Patent: May 27, 2014Assignee: Micron Technology, Inc.Inventors: Joseph N. Greeley, John A. Smythe
-
Patent number: 8735884Abstract: An object is to provide a display device which operates stably with use of a transistor having stable electric characteristics. In manufacture of a display device using transistors in which an oxide semiconductor layer is used for a channel formation region, a gate electrode is further provided over at least a transistor which is applied to a driver circuit. In manufacture of a transistor in which an oxide semiconductor layer is used for a channel formation region, the oxide semiconductor layer is subjected to heat treatment so as to be dehydrated or dehydrogenated; thus, impurities such as moisture existing in an interface between the oxide semiconductor layer and the gate insulating layer provided below and in contact with the oxide semiconductor layer and an interface between the oxide semiconductor layer and a protective insulating layer provided on and in contact with the oxide semiconductor layer can be reduced.Type: GrantFiled: October 1, 2012Date of Patent: May 27, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichiro Sakata, Toshinari Sasaki, Miyuki Hosoba
-
Publication number: 20140138677Abstract: A thin film transistor and a fabrication method thereof are provided. A metal patterning layer is formed on the metal oxide semiconductor layer of a thin film transistor to shield the metal oxide semiconductor layer from the water, oxygen and light in the environment.Type: ApplicationFiled: November 21, 2013Publication date: May 22, 2014Applicant: E Ink Holdings Inc.Inventors: Wei-Tsung CHEN, Ted-Hong SHINN, Chuang-Chuang TSAI, Chih-Hsiang YANG, Chia-Chun YEH, Wen-Chung TANG
-
Publication number: 20140141565Abstract: Embodiments of the present disclosure relate to display devices and methods for manufacturing display devices. Specifically, embodiments of the present disclosure employ an enhanced etching process to create uniformity in the gate insulator of thin-film-transistor (TFTs) by using an active layer to protect the gate insulator from inadvertent etching while patterning an etch stop layer.Type: ApplicationFiled: November 16, 2012Publication date: May 22, 2014Applicant: APPLE INC.Inventors: Ming-Chin Hung, Young Bae Park, Chun-Yao Huang, Shih Chang Chang, John Z. Zhong
-
Publication number: 20140138673Abstract: A method of fabricating MOTFTs includes positioning opaque gate metal on a transparent substrate, depositing gate dielectric material overlying the gate metal and a surrounding area, and depositing metal oxide semiconductor material thereon. Etch stop material is deposited on the semiconductor material. Photoresist defines an isolation area in the semiconductor material. Exposing the photoresist from the rear surface of the substrate and removing exposed portions to leave the etch stop material uncovered except for a portion overlying and aligned with the gate metal. Etching uncovered portions of the semiconductor material to isolate the TFT. Using the photoresist, selectively etching the etch stop layer to leave a portion overlying and aligned with the gate metal and defining a channel area in the semiconductor material. Depositing and patterning conductive material to form source and drain areas.Type: ApplicationFiled: November 5, 2013Publication date: May 22, 2014Inventors: Chan- Long Shieh, Gang Yu, Fatt Foong