Assembly Of Plural Semiconductive Substrates Each Possessing Electrical Device Patents (Class 438/107)
-
Publication number: 20140346651Abstract: An apparatus relating generally to an interposer is disclosed. In such an apparatus, the interposer has a plurality of conductors and a plurality of charge attracting structures. The plurality of charge attracting structures are to protect at least one integrated circuit die to be coupled to the interposer to provide a stacked die. The plurality of conductors include a plurality of through-substrate vias.Type: ApplicationFiled: May 21, 2013Publication date: November 27, 2014Inventors: Qi Xiang, Xiao-Yu Li, Cinti X. Chen, Glenn O'Rourke
-
Publication number: 20140346666Abstract: A semiconductor device and a manufacturing method thereof are provided. The manufacturing method includes following steps. A mould is provided. The mould has a chamber and a plurality of protrusions in the chamber. A thermosetting material is injected into the chamber. The thermosetting material is cured. A parting step is performed to separate the cured thermosetting material from the mould, so as to form an interposer substrate. A plurality of blind holes corresponding to the protrusions is formed on the interposer substrate. A conductive material is filled into the blind holes to form a plurality of conductive pillars. A conductive pattern layer is formed on a surface of the interposer substrate. The conductive pattern layer is electrically connected with the conductive pillars.Type: ApplicationFiled: September 6, 2013Publication date: November 27, 2014Applicant: Industrial Technology Research InstituteInventors: Shang-Chun Chen, Cha-Hsin Lin, Tzu-Kun Ku
-
Publication number: 20140346569Abstract: A semiconductor die includes a III-nitride semiconductor substrate, a power HEMT (high-electron-mobility transistor) disposed in the III-nitride semiconductor substrate, and a first gate driver HEMT monolithically integrated with the power HEMT in the III-nitride semiconductor substrate. The power HEMT and the first gate driver HEMT each have a gate, a source and a drain. The first gate driver HEMT logically forms part of a driver, and is electrically connected to the gate of the power HEMT. The first gate driver HEMT is operable to turn the power HEMT off or on responsive to an externally-generated control signal received from the driver or other device. Additional embodiments of semiconductor dies and methods of manufacturing are also described.Type: ApplicationFiled: May 23, 2013Publication date: November 27, 2014Inventors: Martin Vielemeyer, Walter Rieger, Martin Pölzl, Gerhard Nöbauer
-
Publication number: 20140346667Abstract: A semiconductor package comprising: a lower semiconductor package comprising a lower semiconductor chip mounted on a lower package substrate and a lower molding layer substantially covering the lower semiconductor chip and having through holes arranged in a first direction and a second direction. The first direction is different from the second direction; and for each of the through holes, first and second upper widths of the through hole in the first and second directions are less than a third upper width of the through hole in a third direction that is a diagonal direction with respect to the first and second directions.Type: ApplicationFiled: March 13, 2014Publication date: November 27, 2014Inventors: Seunghun HAN, Sang-Uk KIM, CHOONGBIN YIM
-
Publication number: 20140349446Abstract: Materials, and methods that use such materials, that are useful for forming chip stacks, chip and wafer bonding and wafer thinning are disclosed. Such methods and materials provide strong bonds while also being readily removed with little or no residues.Type: ApplicationFiled: August 12, 2014Publication date: November 27, 2014Applicant: PROMERUS, LLCInventors: CHRISTOPHER APANIUS, ROBERT A. SCHICK, HENDRA NG, ANDREW BELL, WEI ZHANG, PHILLIP S. NEAL
-
Patent number: 8896109Abstract: A semiconductor device has a first semiconductor die mounted over a carrier. Wettable contact pads can be formed over the carrier. A second semiconductor die is mounted over the first semiconductor die. The second die is laterally offset with respect to the first die. An electrical interconnect is formed between an overlapping portion of the first die and second die. A plurality of first conductive pillars is disposed over the first die. A plurality of second conductive pillars is disposed over the second die. An encapsulant is deposited over the first and second die and first and second conductive pillars. A first interconnect structure is formed over the encapsulant, first conductive pillars, and second die. The carrier is removed. A second interconnect structure is formed over the encapsulant, second conductive pillars, and first die. A third conductive pillar is formed between the first and second build-up interconnect structures.Type: GrantFiled: November 21, 2012Date of Patent: November 25, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Seng Guan Chow, Seung Uk Yoon
-
Patent number: 8895363Abstract: Consistent with an example embodiment, there is a method for assembling a wafer level chip scale processed (WLCSP) device from a wafer substrate, the method comprises grinding the back-side of the wafer substrate to a prescribed thickness. A plurality of trenches is sawed along a plurality of device die boundaries on a back-side surface of the wafer, the trenches having a bevel profile. The plurality of trenches is etched until the bevel profile of the plurality of trenches is rounded.Type: GrantFiled: March 15, 2013Date of Patent: November 25, 2014Assignee: NXP B.V.Inventors: Hartmut Buenning, Sascha Moeller, Guido Albermann, Thomas Rohleder, Michael Zernack
-
Patent number: 8895994Abstract: An electronic device may include an elongated dielectric substrate having opposing first and second ends, a plurality of conductive pads longitudinally spaced apart along the elongated dielectric substrate, and a plurality of silicon carbide (SiC) (e.g., PiN) diode dies. Each SiC die may have bottom and top diode terminals and may be mounted on a respective conductive pad with the bottom diode terminal in contact therewith. The electronic device may further include at least one internal wirebond between the corresponding conductive pad of one SiC diode die and the top diode terminal of a next SiC diode die, a first external lead electrically coupled to the top diode terminal of a first SiC die and extending longitudinally outwardly from the first end, and a second external lead electrically coupled to the corresponding contact pad of a last SiC diode die and extending longitudinally outwardly from the second end.Type: GrantFiled: June 27, 2012Date of Patent: November 25, 2014Assignee: Schlumberger Technology CorporationInventor: Luke Perkins
-
Patent number: 8895357Abstract: Presented is an integrated circuit packaged at the wafer level wafer (also referred to as a wafer level chip scale package, WLCSP), and a method of manufacturing the same. The WLCSP comprises a die having an electrically conductive redistribution layer, RDL, formed above the upper surface of the die, the RDL defining a signal routing circuit. The method comprises the steps of: depositing the electrically conductive RDL so as to form an electrically conductive ring surrounding the signal routing circuit; and coating the side and lower surfaces of the die with an electrically conductive shielding material.Type: GrantFiled: April 4, 2013Date of Patent: November 25, 2014Assignee: NXP B.V.Inventors: Tonny Kamphuis, Leonardus Antonius Elisabeth van Gemert, Caroline Catharina Maria Beelen-Hendrikx
-
Publication number: 20140342502Abstract: The present invention discloses a three-dimensional vertically interconnected structure and a fabricating method for the same. The structure comprises at least two layers of chips which are stacked in sequence or stacked together face to face, and an adhesive material is used for adhesion between adjacent layers of said chips, each layer of chips contains a substrate layer and a dielectric layer sequentially bottom to top; an front surface of the chip has a first concave with an annular cross section, and the first concave is filled with metal inside to form a first electrical conductive ring connecting to microelectronic devices inside the chip via a redistribution layer; a first through layers of chips hole having the same radius and center as inner ring of the first electrical conductive ring penetrates the stacked chips and has a first micro electrical conductive pole inside that is electrically connected to the first electrical conductive ring.Type: ApplicationFiled: August 1, 2014Publication date: November 20, 2014Inventors: Shenglin MA, Yunhui ZHU, Xin SUN, Yufeng JIN, Min MIAO
-
Publication number: 20140342503Abstract: A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess. The electrically conductive element can include a joining portion overlying the recess and extending from an anchor portion supported by the substrate. The joining portion can be at least partially exposed at the major surface for connection to a component external to the microelectronic unit.Type: ApplicationFiled: August 4, 2014Publication date: November 20, 2014Applicant: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Publication number: 20140342500Abstract: A method of fabricating a composite semiconductor structure includes providing a substrate including a plurality of devices and providing a compound semiconductor substrate including a plurality of photonic devices. The method also includes dicing the compound semiconductor substrate to provide a plurality of photonic dies. Each die includes one or more of the plurality of photonics devices. The method further includes providing an assembly substrate, mounting the plurality of photonic dies on predetermined portions of the assembly substrate, aligning the substrate and the assembly substrate, joining the substrate and the assembly substrate to form a composite substrate structure, and removing at least a portion of the assembly substrate from the composite substrate structure.Type: ApplicationFiled: April 4, 2014Publication date: November 20, 2014Applicant: Skorpios Technologies, Inc.Inventors: John Dallesasse, Stephen B. Krasulick
-
Publication number: 20140342501Abstract: A package stack includes a first package, a second package, first solder balls and a molding member. The first package includes a first package substrate, a first semiconductor chip on the first package substrate and connecting pads. The second package includes a second package substrate and a second semiconductor chip on the second package substrate. The second package is disposed over the first package. The first solder balls are in contact with the connecting pads and a bottom of a peripheral portion of the second package substrate. The molding member covers an upper surface of the second package substrate and the second semiconductor chip. A portion of the molding member overlapping the first solder balls has a thickness smaller than a thickness of another portion of the molding member.Type: ApplicationFiled: July 31, 2014Publication date: November 20, 2014Inventor: Il-Ho KIM
-
Patent number: 8889484Abstract: A component package and a method of forming are provided. A first component package may include a first semiconductor device having a pair of interposers attached thereto on opposing sides of the first semiconductor device. Each interposer may include conductive traces formed therein to provide electrical coupling to conductive features formed on the surfaces of the respective interposers. A plurality of through vias may provide for electrically connecting the interposers to one another. A first interposer may provide for electrical connections to a printed circuit board or subsequent semiconductor device. A second interposer may provide for electrical connections to a second semiconductor device and a second component package. The first and second component packages may be combined to form a Package-on-Package (“PoP”) structure.Type: GrantFiled: October 2, 2012Date of Patent: November 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hua Chen, Chen-Shien Chen, Ching-Wen Hsiao, Ming Hung Tseng
-
Patent number: 8889486Abstract: A package-on-package (“PoP”) structure and a method of forming are provided. The PoP structure may be formed by forming a first set of electrical connections on a first substrate. A first material may be applied to the first set of electrical connections. A second substrate may be provided having a second set of electrical connections formed thereon. The first set of electrical connections of the first substrate having the epoxy flux applied may be contacted to the second electrical connections of the second substrate. A reflow process may be performed to electrically connect the first substrate to the second substrate. The epoxy flux applied to the first electrical connections of the first substrate may prohibit electrical bridges or shorts from forming during the reflow process.Type: GrantFiled: September 5, 2012Date of Patent: November 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Tse Chen, Yi-Da Tsai, Xi-Hong Chen, Tao-Hua Lee, Wei-Yu Chen, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 8890314Abstract: An electronic component includes a high voltage switching transistor encased in a package. The high voltage switching transistor comprises a source electrode, a gate electrode, and a drain electrode all on a first side of the high voltage switching transistor. The source electrode is electrically connected to a conducting structural portion of the package. Assemblies using the abovementioned transistor with another transistor can be formed, where the source of one transistor can be electrically connected to a conducting structural portion of a package containing the transistor and a drain of the second transistor is electrically connected to the second conductive structural portion of a package that houses the second transistor. Alternatively, the source of the second transistor is electrically isolated from its conductive structural portion, and the drain of the second transistor is electrically isolated from its conductive structural portion.Type: GrantFiled: October 25, 2013Date of Patent: November 18, 2014Assignee: Transphorm, Inc.Inventor: Yifeng Wu
-
Patent number: 8889442Abstract: Provided is a method of transferring semiconductor elements formed on a non-flexible substrate to a flexible substrate. Also, provided is a method of manufacturing a flexible semiconductor device based on the method of transferring semiconductor elements. A semiconductor element grown or formed on the substrate may be efficiently transferred to the resin layer while maintaining an arrangement of the semiconductor elements. Furthermore, the resin layer acts as a flexible substrate supporting the vertical semiconductor elements.Type: GrantFiled: June 17, 2013Date of Patent: November 18, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-hyoung Cho, Jun-hee Choi, Jin-seung Sohn
-
Patent number: 8889483Abstract: A method of manufacturing a semiconductor device in one exemplary embodiment includes preparing a first substrate and a second substrate, the first substrate including a bump electrode group formed of bump electrodes arrayed with a certain pitch, the number of bump electrodes along a first direction being larger than the number of bump electrodes along a second direction perpendicular to the first direction; joining the first substrate and the second substrate to each other through the bump electrodes so that a gap is formed between the first substrate and the second substrate; and filling the gap with a mold resin by causing the mold resin to flow in the gap from an edge of the first substrate along the second direction of the bump electrode group.Type: GrantFiled: November 16, 2011Date of Patent: November 18, 2014Assignee: PS4 Luxco S.A.R.L.Inventor: Masahito Yamato
-
Patent number: 8889485Abstract: A method for selectively transferring active components from a source substrate to a destination substrate includes pressing a first stamp having first pillars protruding therefrom against active components on the source substrate to adhere respective primary surfaces of the active components including electrical connections thereon to respective transfer surfaces of the first pillars. A second stamp having second pillars protruding therefrom is pressed against the active components on the first stamp to adhere respective secondary surfaces of the active components to respective transfer surfaces of the second pillars. The transfer surfaces of the second pillars have greater adhesive strength than the first pillars. The second stamp is pressed against a destination substrate to adhere the respective primary surfaces of the active components including the electrical connections thereon to a receiving surface of the destination substrate.Type: GrantFiled: June 7, 2012Date of Patent: November 18, 2014Assignee: Semprius, Inc.Inventor: Christopher Bower
-
Patent number: 8890321Abstract: A method of fabricating a semiconductor integrated circuit (IC) is disclosed. The method includes providing a substrate. A first dielectric layer is deposited on the substrate. A patterned photoresist layer is formed on the first dielectric layer. The patterned photoresist layer is trimmed. The first dielectric layer is etched through the trimmed patterned photoresist layer to form a dielectric feature. A sacrificing energy decomposable layer (SEDL) is deposited on the dielectric feature and etched to form a SEDL spacer on sides of the dielectric feature. A second dielectric layer is deposited on the SEDL spacer and etched to form a dielectric spacer. The SEDL spacer is decomposed to form a trench.Type: GrantFiled: November 21, 2012Date of Patent: November 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsin-Chieh Yao, Cheng-Hsiung Tsai, Chung-Ju Lee, Tien-I Bao
-
Patent number: 8889482Abstract: The present invention discloses methods and apparatuses for the separations of IC fabrication and assembling of separated IC components to form complete IC structures. In an embodiment, the present fabrication separation of an IC structure into multiple discrete components can take advantages of dedicated IC fabrication facilities and achieve more cost effective products. The present process can fabricate multiple components separately before assembling them into a complete integrated circuit. In an aspect, the ready-for-assembling components are taken directly from processed wafers without any additional assembling processes, and/or having lateral dimensions less than 1 mm.Type: GrantFiled: June 14, 2009Date of Patent: November 18, 2014Inventor: Jayna Sheats
-
Patent number: 8890313Abstract: An electronic device includes a first chip and a second chip, where each chip has a first conduction terminal on a first surface and a second conduction terminal on a second surface. An insulating body surrounds the first and second chip, a first heat-sink coupled with the first conduction terminals of the first and second chip, and a second heat-sink coupled with the second conduction terminals of the first and second chip. A portion of the first heat-sink and/or the second heat-sink being exposed from the insulating body. The electronic device includes a first conductive lead and a second conductive lead exposed from the insulating body for through-hole mounting of the electronic device on an electronic board, the first conductive lead being coupled with the first heat-sink and the second conductive lead being coupled with the second heat-sink.Type: GrantFiled: April 26, 2013Date of Patent: November 18, 2014Assignee: STMicroelectronics S.r.l.Inventors: Cristiano Gianluca Stella, Gaetano Pignataro, Maurizio Maria Ferrara
-
Publication number: 20140332969Abstract: A chip package including a chip having an upper surface, a lower surface and a sidewall is provided. The chip includes a signal pad region adjacent to the upper surface. A first recess extends from the upper surface toward the lower surface along the sidewall. At least one second recess extends from a first bottom of the first recess toward the lower surface. The first and second recesses further laterally extend along a side of the upper surface, and a length of the first recess extending along the side is greater than that of the second recess extending along the side. A redistribution layer is electrically connected to the signal pad region and extends into the second recess. A method for forming the chip package is also provided.Type: ApplicationFiled: July 23, 2014Publication date: November 13, 2014Inventors: Yen-Shih HO, Tsang-Yu LIU, Shu-Ming CHANG, Yu-Lung HUANG, Chao-Yen LIN, Wei-Luen SUEN, Chien-Hui CHEN, Chi-Chang LIAO
-
Publication number: 20140332955Abstract: A method of manufacture of an integrated circuit package system includes: attaching a first die to a first die pad; connecting electrically a second die to the first die through a die interconnect positioned between the first die and the second die; connecting a first lead adjacent the first die pad to the first die; connecting a second lead to the second die, the second lead opposing the first lead and adjacent the second die; and providing a molding material around the first die, the second die, the die interconnect, the first lead and the second lead, with a portion of the first lead exposed.Type: ApplicationFiled: July 24, 2014Publication date: November 13, 2014Inventors: Zigmund R. Camacho, Dioscoro A. Merilo, Henry Descalzo Bathan, Lionel Chien Hui Tay
-
Publication number: 20140332948Abstract: Lower semiconductor dies in 2.5 D semiconductor packaging configurations can be cooled by thermally coupling the lower semiconductor dies to a heat sink positioned above the interposer, to an upper semiconductor die, to a heat sink affixed beneath a substrate, or to free-flowing air circulating above the interposer or beneath the substrate. The thermal coupling can be achieved using heat pipes, thermal vias, or other conductive passage ways.Type: ApplicationFiled: May 10, 2013Publication date: November 13, 2014Applicant: FutureWei Technologies, Inc.Inventors: Anwar A. Mohammed, Vadim Gektin
-
Publication number: 20140332980Abstract: Methods of forming 3-D ICs with integrated passive devices (IPDs) include stacking separately prefabricated substrates coupled by through-substrate-vias (TSVs). An active device (AD) substrate has contacts on its upper portion. An isolator substrate is bonded to the AD substrate so that TSVs in the isolator substrate are coupled to the contacts on the AD substrate. An IPD substrate is bonded to the isolator substrate so that TSVs therein are coupled to an interconnect zone on the isolator substrate and/or TSVs therein. The IPDs of the IPD substrate are coupled by TSVs in the IPD and isolator substrates to devices in the AD substrate. The isolator substrate provides superior IPD to AD cross-talk attenuation while permitting each substrate to have small high aspect ratio TSVs, thus facilitating high circuit packing density and efficient manufacturing.Type: ApplicationFiled: May 12, 2014Publication date: November 13, 2014Applicant: Invensas CorporationInventors: Paul W. Sanders, Robert E. Jones, Michael F. Petras
-
Publication number: 20140332942Abstract: Reliability of a semiconductor device is improved. A method of manufacturing a semiconductor device includes a step of arranging a plurality of semiconductor chips next to each other over a chip mounting surface of a die pad. Further, the method of manufacturing a semiconductor device includes a step of electrically coupling the semiconductor chip and the semiconductor chip via a wire. In this regard, a pad (chip-to-chip connection pad) of the semiconductor chip on a second bonding side in the step of coupling the wire is provided such that it is distantly located from a peripheral portion of a surface of the semiconductor chip.Type: ApplicationFiled: April 23, 2014Publication date: November 13, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Koichi KANEMOTO
-
Publication number: 20140332930Abstract: An integrated circuit device comprises N stacked first integrated circuit chips each of which includes a first circuit and N stacked second integrated circuit chips each of which includes a second circuit. The N stacked second integrated circuit chips are stacked on the N stacked first integrated circuit chips. A first and second integrated circuit chips at symmetric positions with respect to a reference surface are paired. Each of the first and second integrated circuit chips include connection terminals for connecting the first circuit of the first integrated circuit chip and the second circuit of the second integrated circuit chip in the pair, and through electrodes each penetrating an inside of the chip. The connection terminals and through electrodes are arranged to be symmetric with respect to the reference surface.Type: ApplicationFiled: May 5, 2014Publication date: November 13, 2014Applicant: CANON KABUSHIKI KAISHAInventor: Takayuki Kamiya
-
Publication number: 20140335654Abstract: Method and apparatus for semiconductor device fabrication using a reconstituted wafer is described. In one embodiment, diced semiconductor chips are placed within openings on a frame. A reconstituted wafer is formed by filling a mold compound into the openings. The mold compound is formed around the chips. Finished dies are formed within the reconstituted wafer. The finished dies are separated from the frame.Type: ApplicationFiled: May 23, 2014Publication date: November 13, 2014Applicant: Infineon Technologies AGInventors: Hans-Joachim Barth, Matthias Hierlemann
-
Publication number: 20140335655Abstract: An integrated circuit package system includes: providing a mountable structure having a contact pad and an inner pad; mounting an integrated circuit device having a linear through channel over the mountable structure with the linear through channel traversing between an integrated circuit device first side and an integrated circuit device second side; and connecting the linear through channel exposed on the integrated circuit device second side to the inner pad.Type: ApplicationFiled: July 25, 2014Publication date: November 13, 2014Inventors: Rui Huang, Seng Guan Chow, Heap Hoe Kuan
-
Patent number: 8883634Abstract: A method for forming a device is disclosed. A substrate having first and second major surfaces is provided. A stress buffer is formed in the substrate. A through silicon via (TSV) contact is formed between the stress buffer. The stress buffer has a depth less than a depth of the TSV contact. The stress buffer alleviates stress created by the difference in coefficient thermal expansion (CTE) between the TSV contact and the substrate.Type: GrantFiled: June 29, 2011Date of Patent: November 11, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Hong Yu, Huang Liu
-
Patent number: 8883565Abstract: In accordance with an embodiment of the present invention, a semiconductor device is manufactured by arranging a plurality of semiconductor devices on a frame with an adhesive foil. The plurality of semiconductor devices is attached to the adhesive foil. The plurality of semiconductor devices is removed from the frame with the adhesive foil using a carbon dioxide snow jet and/or a laser process.Type: GrantFiled: October 4, 2011Date of Patent: November 11, 2014Assignee: Infineon Technologies AGInventors: Mathias Vaupel, Sebastian Bernrieder, Adolf Koller, Stefan Martens
-
Patent number: 8884431Abstract: Packaging methods and structures for semiconductor devices are disclosed. In one embodiment, a packaged semiconductor device includes a redistribution layer (RDL) having a first surface and a second surface opposite the first surface. At least one integrated circuit is coupled to the first surface of the RDL, and a plurality of metal bumps is coupled to the second surface of the RDL. A molding compound is disposed over the at least one integrated circuit and the first surface of the RDL.Type: GrantFiled: September 9, 2011Date of Patent: November 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Wei Lin, Ming-Da Cheng, Wen-Hsiung Lu, Hsiu-Jen Lin, Bor-Ping Jang, Chung-Shi Liu, Mirng-Ji Lii, Chen-Hua Yu, Meng-Tse Chen, Chun-Cheng Lin, Yu-Peng Tsai, Kuei-Wei Huang, Wei-Hung Lin
-
Patent number: 8884445Abstract: A semiconductor chip includes a substrate having one surface and an other surface which substantially faces away from the one surface; at least two alignment bumps formed on the one surface of the substrate and having different diameters; and at least two alignment grooves defined on the other surface of the substrate and having different diameters.Type: GrantFiled: September 13, 2012Date of Patent: November 11, 2014Assignee: SK Hynix Inc.Inventor: Jin Hui Lee
-
Patent number: 8881381Abstract: Disclosed herein is a method of manufacturing a printed circuit board, comprising: preparing a first carrier including a first pattern formed on one side thereof; preparing a second carrier including a first solder resist layer and a second pattern sequentially formed on one side thereof; pressing the first carrier and the second carrier such that the first pattern is embedded in one side of an insulation layer and the second pattern is embedded in the other side of the insulation layer and then removing the first carrier and the second carrier to fabricate two substrates; attaching the two substrates to each other using an adhesion layer such that the first solder resist layers face each other; and forming a via for connecting the first pattern with the second pattern in the insulation layer, forming a second solder resist on the insulation layer provided with the first pattern, and then removing the adhesion layer.Type: GrantFiled: December 4, 2009Date of Patent: November 11, 2014Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Mi Sun Hwang, Myung Sam Kang, Ok Tae Kim, Seon Ha Kang, Gil Yong Shin, Kil Yong Yun, Min Jung Cho
-
Patent number: 8883561Abstract: A semiconductor device has a carrier or first conductive layer with a plurality of TSV semiconductor die mounted over the carrier or first conductive layer. An encapsulant is deposited around the first semiconductor die and over the carrier or first conductive layer to embed the first semiconductor die. A conductive TMV is formed through the encapsulant. A second conductive layer is formed over a first surface of the encapsulant. A first insulating layer is formed over the first surface of the encapsulant while exposing portions of the second conductive layer. A second insulating layer is formed over the second surface of the encapsulant while exposing portions of the first conductive layer. Alternatively, a first interconnect structure is formed over the first surface of the encapsulant. The carrier is removed and a second interconnect structure is formed over a second surface of the encapsulant.Type: GrantFiled: April 30, 2011Date of Patent: November 11, 2014Assignee: STATS ChipPAC, Ltd.Inventors: DongSam Park, YongDuk Lee
-
Publication number: 20140327157Abstract: A lamination structure includes a first semiconductor chip and a second semiconductor chip stacked via a bonding section so that a rear surface of the first semiconductor chip faces the main surface of the second semiconductor chip. At least a part of a side surface of the first semiconductor chip are covered with a first resin, a distribution layer is formed on the plane formed of the main surface of the first semiconductor chip and a surface of the first resin. At least part of electrodes existing in the main surface of the second semiconductor chip is electrically connected to at least part of first external electrodes formed on the distribution layer via the penetration electrodes that penetrate the first semiconductor chip.Type: ApplicationFiled: July 16, 2014Publication date: November 6, 2014Inventors: NOBUO AOI, MASARU SASAGO, YOSHIHIRO MORI, TAKESHI KAWABATA, TAKASHI YUI, TOSHIO FUJII
-
Publication number: 20140327125Abstract: A semiconductor package structure and a fabrication method thereof are provided. The fabrication method comprises: providing a substrate strip, the substrate strip comprising a plurality of substrate units; disposing a plurality of chips on the plurality of substrate units; disposing a packaging encapsulant on the substrate strip to encapsulate the chips; forming a warp-resistant layer on a top surface of the packaging encapsulant; and dividing the substrate strip to separate the plurality of substrate units to further fabricate a plurality of semiconductor package structures, wherein the warp-resistant layer is formed of a selected material with a selected thickness to make a variation of warpage of the semiconductor package structure at a temperature between 25° C. and 260° C. to be smaller than 560 ?m.Type: ApplicationFiled: May 2, 2014Publication date: November 6, 2014Inventors: Tien-Szu CHEN, Sheng-Ming WANG, Kuang-Hsiung CHEN, Yu-Ying LEE
-
Publication number: 20140329358Abstract: An electronic component includes a III-N transistor and a III-N rectifying device both encased in a single package. A gate electrode of the III-N transistor is electrically connected to a first lead of the single package or to a conductive structural portion of the single package, a drain electrode of the III-N transistor is electrically connected to a second lead of the single package and to a first electrode of the III-N rectifying device, and a second electrode of the III-N rectifying device is electrically connected to a third lead of the single package.Type: ApplicationFiled: July 21, 2014Publication date: November 6, 2014Inventor: Yifeng Wu
-
Patent number: 8877637Abstract: Through-silicon-via (TSV) based 3D integrated circuit (3D IC) stacks are aligned, bonded and electrically interconnected using a transparent alignment material in the TSVs until the wafers are bonded. Embodiments include providing a first wafer having a first device layer and at least one first TSV filled with a conductive material, providing a second wafer having a second device layer, forming at least one second TSV in the second wafer, filling each second TSV with an alignment material, thinning the second wafer until the transparent material extends all the way through the wafer, aligning the first and second wafers, bonding the first and second wafers, removing the alignment material from the second wafer, and filling each second TSV in the second wafer with a conductive material.Type: GrantFiled: September 16, 2011Date of Patent: November 4, 2014Assignee: GlobalFoundries Singapore Pte. LtdInventors: Hong Yu, Huang Liu
-
Patent number: 8878355Abstract: A system and method for bonding semiconductor devices is provided. An embodiment comprises halting the flow of a eutectic bonding material by providing additional material of one of the reactants in a grid pattern, such that, as the eutectic material flows into the additional material, the additional material will change the composition of the flowing eutectic material and solidify the material, thereby stopping the flow. Other embodiments provide for additional layouts to put the additional material into the path of the flowing eutectic material.Type: GrantFiled: October 25, 2012Date of Patent: November 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuei-Sung Chang, Nien-Tsung Tsai, Ting-Hau Wu, Yi Heng Tsai
-
Patent number: 8878337Abstract: A method and integrated circuit structure for mitigating metal gate dishing resulting from chemical mechanical polishing. The integrated circuit structure comprises a first area comprising at least one first type device; a second area comprising at least one second type device; a third area comprising at least one capacitor having an uppermost layer of polysilicon, where the capacitor area is greater than a sum of the first and second areas. The method utilizes the polysilicon of the capacitor to mitigate metal gate dishing of a metal gate of at least one device.Type: GrantFiled: July 19, 2011Date of Patent: November 4, 2014Assignee: Xilinx, Inc.Inventors: Hong-Tsz Pan, Yun Wu, Shuxian Wu, Qi Lin, Bang-Thu Nguyen
-
Publication number: 20140319696Abstract: Embodiments of the present disclosure include a semiconductor device, a package, and methods of forming a semiconductor device and a package. An embodiment is a method including placing a plurality of dies over a passivation layer, the plurality of dies comprising at least one active device, molding the plurality of dies with a first molding material, and forming a plurality of through-package vias (TPVs) in the first molding material, first surfaces of the plurality of TPVs being substantially coplanar with a backside surfaces of the plurality of dies. The method further includes patterning the passivation layer to expose a portion of the first surfaces of the plurality of TPVs, and bonding a plurality of top packages to the first surfaces of the plurality of TPVs.Type: ApplicationFiled: April 29, 2014Publication date: October 30, 2014Inventors: Chen-Hua Yu, Der-Chyang Yeh
-
Publication number: 20140322864Abstract: An interconnection component includes a first support portion has a plurality of first conductive vias extending therethrough substantially perpendicular to surfaces thereof such that each via has a first end adjacent a first surface and a second end adjacent a second surface. A second support portion has a plurality of second conductive vias extending therethrough substantially perpendicular to surfaces thereof such that each via has a first end adjacent the first surface and a second end adjacent the second surface. A redistribution layer is disposed between the second surfaces of the first and second support portions, electrically connecting at least some of the first vias with at least some of the second vias. The first and second support portions can have a coefficient of thermal expansion (“CTE”) of less than 12 parts per million per degree, Celsius (“ppm/° C.”).Type: ApplicationFiled: July 10, 2014Publication date: October 30, 2014Inventors: Belgacem Haba, Kishor Desai
-
Publication number: 20140319697Abstract: Pass-through 3D interconnects and microelectronic dies and systems of stacked dies that include such interconnects to disable electrical connections are disclosed herein. In one embodiment, a system of stacked dies includes a first microelectronic die having a backside, an interconnect extending through the first die to the backside, an integrated circuit electrically coupled to the interconnect, and a first electrostatic discharge (ESD) device electrically isolated from the interconnect. A second microelectronic die has a front side coupled to the backside of the first die, a metal contact at the front side electrically coupled to the interconnect, and a second ESD device electrically coupled to the metal contact. In another embodiment, the first die further includes a substrate carrying the integrated circuit and the first ESD device, and the interconnect is positioned in the substrate to disable an electrical connection between the first ESD device and the interconnect.Type: ApplicationFiled: July 7, 2014Publication date: October 30, 2014Inventors: Jeffery W. Janzen, Michael Chaine, Kyle K. Kirby, William M. Hiatt
-
Publication number: 20140319702Abstract: A semiconductor package comprises a substrate, a first semiconductor die mounted to the substrate, and a first double side mold (DSM) internal stackable module (ISM) bonded directly to the first semiconductor die through a first adhesive. The first DSM ISM includes a first molding compound, and a second semiconductor die disposed in the first molding compound. The semiconductor package further comprises a first electrical connection coupled between the first semiconductor die and the substrate, and a second electrical connection coupled between the first DSM ISM and the substrate.Type: ApplicationFiled: July 10, 2014Publication date: October 30, 2014Inventors: JoungIn Yang, ChoongBin Yim, KeonTeak Kang, YoungChul Kim
-
Publication number: 20140319698Abstract: A semiconductor structure is formed with first and second semiconductor wafers and a redistribution layer. The first semiconductor wafer is formed with a first active layer and a first interconnect layer. The second semiconductor wafer is formed with a second active layer and a second interconnect layer. The second semiconductor wafer is inverted and bonded to the first semiconductor wafer, and a substrate is removed from the second semiconductor wafer. The redistribution layer redistributes electrical connective pad locations on a side of the second semiconductor wafer. The redistribution layer also electrically contacts the first interconnect layer through a hole in the second active layer and the second interconnect layer.Type: ApplicationFiled: July 8, 2014Publication date: October 30, 2014Inventors: Stuart B. Molin, Michael A. Stuber, Mark Drucker
-
Publication number: 20140322865Abstract: A semiconductor device has a first conductive layer formed over a first substrate. A second conductive layer is formed over a second substrate. A first semiconductor die is mounted to the first substrate and electrically connected to the first conductive layer. A second semiconductor die is mounted to the second substrate and electrically connected to the second conductive layer. The first semiconductor die is mounted over the second semiconductor die. An encapsulant is deposited over the first and second semiconductor die and the first and second substrates. A conductive interconnect structure is formed through the encapsulant to electrically connect the first and second semiconductor die to the second surface of the semiconductor device. Forming the conductive interconnect structure includes forming a plurality of conductive vias through the encapsulant and the first substrate outside a footprint of the first and second semiconductor die.Type: ApplicationFiled: July 14, 2014Publication date: October 30, 2014Inventors: YoungJoon Kim, SangMi Park, YongHyuk Jeong
-
Publication number: 20140322863Abstract: A structure comprises a first semiconductor chip with a first metal bump and a second semiconductor chip with a second metal bump. The structure further comprises a solder joint structure electrically connecting the first semiconductor chip and the second semiconductor chip, wherein the solder joint structure comprises an intermetallic compound region between the first metal bump and the second metal bump, wherein the intermetallic compound region is with a first height dimension and a surrounding portion formed along exterior walls of the first metal bump and the second metal bump, wherein the surrounding portion is with a second height dimension, and wherein the second height dimension is greater than the first height dimension.Type: ApplicationFiled: July 10, 2014Publication date: October 30, 2014Inventor: Jing-Cheng Lin
-
Patent number: 8872334Abstract: In a manufacturing method of a semiconductor device incorporating a semiconductor element in a multilayered wiring structure including a plurality of wiring layers and insulating layers, a semiconductor element is mounted on a silicon support body whose thickness is reduced to a desired thickness and which are equipped with a plurality of through-vias running through in the thickness direction; an insulating layer is formed to embed the semiconductor element; then, a plurality of wiring layers is formed on the opposite surfaces of the silicon support body in connection with the semiconductor element. Thus, it is possible to reduce warping which occurs in proximity to the semiconductor element in manufacturing, thus improving a warping profile in the entirety of a semiconductor device. Additionally, it is possible to prevent semiconductor elements from becoming useless, improve a yield rate, and produce a thin-type semiconductor device with high-density packaging property.Type: GrantFiled: March 22, 2011Date of Patent: October 28, 2014Assignee: NEC CorporationInventors: Shintaro Yamamichi, Katsumi Kikuchi, Yoshiki Nakashima, Kentaro Mori