And Encapsulating Patents (Class 438/124)
-
Patent number: 8048718Abstract: A partly finished product of a semiconductor device includes a resin body encapsulating a semiconductor chip, first and second leads extended outwardly from the resin body, a dam bar connected between said first and second leads, and an excess resin portion protruding from the resin body between the first and second leads and the dam bar. The excess resin portion is cut off at two limited portions, and thereby two groove portions are formed in the excess resin portion. An apparatus for cutting the dam bar includes a punch having a cutting edge for cutting connection portions between the first and second leads and the dam bar and for cutting off the two limited portions of the excess resin portion. Since the cut region of the excess resin portion becomes smaller, a stress imparted to the resin body and/or the semiconductor chip through the excess resin portion can be smaller.Type: GrantFiled: August 1, 2007Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventors: Toshinori Kiyohara, Yoshiharu Kaneda, Yoshikazu Takada
-
Patent number: 8048714Abstract: A semiconductor device mountable to a substrate includes a semiconductor die and an electrically conductive attachment region having a first attachment surface and a second attachment surface. The first attachment surface is arranged for electrical communication with the semiconductor die. A housing at least in part encloses the semiconductor die and the interlayer material. The housing has a recess disposed through the second attachment surface of the electrically conductive attachment region. A dielectric, thermally conductive interlayer material is located in the recess and secured to the housing. A metallic plate is located in the recess and secured to the interlayer material.Type: GrantFiled: July 9, 2007Date of Patent: November 1, 2011Assignee: Vishay General Semiconductor LLCInventors: Ta-Te Chou, Xiong-Jie Zhang, Xian Li, Hai Fu, Yong-Qi Tian
-
Patent number: 8048722Abstract: Performing electrolysis plating to a wiring is made possible, aiming at the increasing of pin count of a semiconductor device. Package substrate 3 by which ring shape common wiring 3p for electric supply was formed in the inner area of bonding lead 3j in device region 3v of main surface 3a is used. Since a plurality of first plating lines 3r and fourth plating lines 3u for electric supply connected to common wiring 3p can be arranged by this, the feeder for electrolysis plating can be arranged to all the land parts on the back. Hereby, it becomes possible to perform electrolysis plating to the wiring of main surface 3a of package substrate 3, and the back surface. Even if the land part of plural lines is formed covering the perimeter of the back surface, electrolysis plating can be performed to the all land parts. As a result, electrolysis plating can be performed to a wiring, aiming at the increasing of pin count of a semiconductor device.Type: GrantFiled: February 4, 2011Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventor: Tetsuharu Tanoue
-
Publication number: 20110260340Abstract: A method for making a circuit board structure is disclosed. First, a substrate is provided. The substrate includes a carrier, a copper film and a release film disposed between them. Next, the copper film is patterned to form a connecting pattern and a die pad. Later, a passivation layer is formed to cover the connecting pattern and the die pad.Type: ApplicationFiled: June 14, 2010Publication date: October 27, 2011Inventor: Lee-Sheng Yen
-
Publication number: 20110260303Abstract: A semiconductor device has a thermally-conductive frame and interconnect structure formed over the frame. The interconnect structure has an electrical conduction path and thermal conduction path. A first semiconductor die is mounted to the electrical conduction path and thermal conduction path of the interconnect structure. A portion of a back surface of the first die is removed by grinding. An EMI shielding layer can be formed over the first die. The first die can be mounted in a recess of the thermally-conductive frame. An opening is formed in the thermally-conductive frame extending to the electrical conduction path of the interconnect structure. A second semiconductor die is mounted over the thermally-conductive frame opposite the first die. The second die is electrically connected to the interconnect structure using a bump disposed in the opening of the thermally-conductive frame.Type: ApplicationFiled: April 23, 2010Publication date: October 27, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Yaojian Lin
-
Publication number: 20110260301Abstract: Described herein are semiconductor device packages with EMI shielding and related methods. In one embodiment, a semiconductor device package includes: (1) a substrate unit including a grounding element; (2) a semiconductor device disposed adjacent to an upper surface of the substrate unit; (3) a package body disposed adjacent to the upper surface of the substrate unit and covering the semiconductor device; and (4) an EMI shield disposed adjacent to exterior surfaces of the package body and electrically connected to a connection surface of the grounding element. A lateral surface of the package body is substantially aligned with a lateral surface of the substrate unit, and the connection surface of the grounding element is electrically exposed adjacent to the lateral surface of the substrate unit. The grounding element corresponds to a remnant of an internal grounding via, and provides an electrical pathway to ground electromagnetic emissions incident upon the EMI shield.Type: ApplicationFiled: July 5, 2011Publication date: October 27, 2011Inventors: Kuo-Hsien Liao, Chi-Tsung Chiu, Chih-Pin Hung
-
Publication number: 20110260338Abstract: A semiconductor device has a flipchip or PoP semiconductor die mounted to a die attach area interior to a substrate. The substrate has a contact pad area around the die attach area and flow control area between the die attach area and contact pad area. A first channel is formed in a surface of the substrate within the flow control area. The first channel extends around a periphery of the die attach area. A first dam material is formed adjacent to the first channel within the flow control area. An underfill material is deposited between the die and substrate. The first channel and first dam material control outward flow of the underfill material to prevent excess underfill material from covering the contact pad area. A second channel can be formed adjacent to the first dam material. A second dam material can be formed adjacent to the first channel.Type: ApplicationFiled: April 27, 2010Publication date: October 27, 2011Applicant: STATS CHIPPAC, LTD.Inventors: KyungHoon Lee, KiYoun Jang, JoonDong Kim
-
Publication number: 20110260266Abstract: A semiconductor package structure and a package process are provided, wherein a lower surface of a die pad of a leadframe is exposed by an encapsulant so as to improve the heat dissipation efficiency of the semiconductor package structure. In addition, two chips are disposed at the same sides of the leadframe and the end portion of each of leads bonding to the upper chip is encapsulated by the encapsulant such that the scratch on the lead tips in wire bonding and die attach steps can be prevented and thus the wire bondability can be enhanced.Type: ApplicationFiled: April 27, 2010Publication date: October 27, 2011Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Ingyu Han, Seokbong Kim, Yuyong Lee
-
Publication number: 20110260342Abstract: Disclosed is a granular resin composition for encapsulating a semiconductor used for a semiconductor device obtained by encapsulating a semiconductor element by compression molding, satisfying the following requirements (a) to (c) on condition that ion viscosity is measured with a dielectric analyzer under a measurement temperature of 175° C. and a measurement frequency of 100 Hz: (a) the time from the initiation of the measurement until a decrease of the ion viscosity to the lowest ion viscosity is 20 seconds or shorter; (b) the lowest ion viscosity value is not more than 6.5; and (c) the time interval between the time from the initiation of the measurement until a decrease of the ion viscosity to the lowest ion viscosity and the time from the initiation of the measurement until the ion viscosity reaching 90% of an ion viscosity value measured at 300 seconds is 10 seconds or longer.Type: ApplicationFiled: December 2, 2009Publication date: October 27, 2011Inventor: Keiichi Tsukurimichi
-
Patent number: 8045331Abstract: A printed circuit board includes a core layer, an insulation layer formed on the core layer and having a cavity formed on a part of the insulation layer, and a circuit pattern formed on the insulation layer, wherein the circuit pattern comprises one or more external terminals positioned above the cavity.Type: GrantFiled: August 8, 2008Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Seong Seo, Young-Min Lee, Kyu-Sub Kwak
-
Patent number: 8043899Abstract: A photosensitive resin composition comprising a photosensitive silicone compound of specified molecular weight having any of specified photosensitive substituents and a photopolymerization initiator in any of specified proportions is used. Thus, there can be obtained a resin composition containing a photosensitive silicone compound that provides a material suitable for a rewiring layer or a buffer coat material of LSI chip, less in a film loss between before and after curing and improved in the stickiness of pre-exposure stage. Further, there can be obtained a resin insulating film utilizing the resin composition.Type: GrantFiled: March 25, 2008Date of Patent: October 25, 2011Assignee: Asahi Kasei E-Materials CorporationInventor: Tomohiro Yorisue
-
Patent number: 8043894Abstract: An integrated circuit package system includes forming a first external interconnect having both a first side and a second side that is an opposing side to the first side; forming a first encapsulation around a first integrated circuit and the first external interconnect with the first side, the second side, and the first active side of the first integrated circuit exposed; forming a planar interconnect between the first active side and the second side; forming a second encapsulation covering the planar interconnect and the first active side; connecting a second integrated circuit over the first integrated circuit and the first side; and forming a top encapsulation over the second integrated circuit.Type: GrantFiled: August 26, 2008Date of Patent: October 25, 2011Assignee: Stats Chippac Ltd.Inventors: Lionel Chien Hui Tay, Zigmund Ramirez Camacho, Henry Descalzo Bathan
-
Patent number: 8043898Abstract: A method of manufacturing a semiconductor package is provided, which can improve the quality of plating through reduction of plating deviation, and improve molding and soldering efficiencies in forming a molding compound and packaging the semiconductor package onto a printed circuit board.Type: GrantFiled: December 20, 2007Date of Patent: October 25, 2011Assignee: Col Tech Co., LtdInventors: Ji-Yong Lee, Kwang-Wook Choi
-
Patent number: 8043891Abstract: The present invention discloses a method of encapsulating a wafer level microdevice, which includes: fabricating a microdevice on top side of a first silicon wafer; depositing a first capping carbon film on the top side of the first silicon wafer; implementing a backside fabricating process of wafer from bottom side of the first silicon wafer by carrying the top side of the first silicon wafer through the first capping carbon film; removing the first capping carbon film by selective gaseous reaction with carbon; and encapsulating an encapsulation wafer onto the top side of the first silicon wafer. The present invention deposits and removes the first capping carbon film by means of chemical technology, thereby protecting the microdevice on the top side of the first wafer during implementing the backside fabricating process of wafer.Type: GrantFiled: June 3, 2010Date of Patent: October 25, 2011Assignee: Shanghai Lexvu Opto Microelectronics Technology Co., Ltd.Inventor: Herb He Huang
-
Publication number: 20110254155Abstract: A method of manufacturing a semiconductor device includes providing a wafer for supporting the semiconductor device. An insulation layer is disposed over a top surface of the wafer. The method includes forming a first interconnect structure over the top surface of the wafer with temperatures in excess of 200° C., forming a metal pillar over the wafer in electrical contact with the first interconnect structure, connecting a semiconductor component to the first interconnect structure, and forming encapsulant over the semiconductor component. The encapsulant is etched to expose a portion of the metal pillar. A buffer layer is optionally formed over the encapsulant. The method includes forming a second interconnect structure over the encapsulant in electrical contact with the metal pillar with temperatures below 200° C., and removing a portion of a backside of the wafer opposite the top surface of the wafer.Type: ApplicationFiled: June 27, 2011Publication date: October 20, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Haijing Cao
-
Patent number: 8039317Abstract: A post-mold plated semiconductor device has an aluminum leadframe (105) with a structure including a chip mount pad and a plurality of lead segments without cantilevered lead portions. A semiconductor chip (210) is attached to the chip mount pad, and conductive connections (212) span from the chip to the aluminum of the lead segments. Polymeric encapsulation material (220), such as a molding compound, covers the chip, the connections, and portions of the aluminum lead segments without leaving cantilevered segment portions. Preferably by electroless plating, a zinc layer (301) and a nickel layer (302) are on those portions of the lead segments, which are not covered by the encapsulation material including the aluminum segment surfaces (at 203b) formed by the device singulation step, and a layer (303) of noble metal, preferably palladium, is on the nickel layer.Type: GrantFiled: September 18, 2009Date of Patent: October 18, 2011Assignee: Texas Instruments IncorporatedInventor: Donald C Abbott
-
Patent number: 8039318Abstract: An integrated circuit includes a first and a second die positioned on a lead frame of a package. The lead frame includes a plurality of bond fingers. The integrated circuit includes a first bond pad on the first die that is electrically interconnected to a corresponding second bond pad on the second die through first and second bond fingers of the lead frame. The package may be a QFP, DIP, PLCC, TSOP, or any other type of package including a lead frame.Type: GrantFiled: November 18, 2009Date of Patent: October 18, 2011Assignee: Marvell International Technology Ltd.Inventors: Randall Don Briggs, Michael David Cusack
-
Patent number: 8039319Abstract: A method for making a quad flat non-lead (QFN) semiconductor package includes half etching a first side of a carrier to form top portions of a lead array and a die attach surface of a die attach pad, wherein the lead array includes at least one inner terminal lead disposed adjacent to the die attach pad, at least one extended, outer terminal lead disposed along periphery of the QFN semiconductor package, and at least one intermediary terminal disposed between the inner terminal lead and the extended, outer terminal lead, wherein the intermediary terminal is disposed between the inner terminal lead and the extended, outer terminal lead.Type: GrantFiled: July 21, 2010Date of Patent: October 18, 2011Assignee: Mediatek Inc.Inventors: Tung-Hsien Hsieh, Nan-Cheng Chen
-
Patent number: 8039309Abstract: A method of making integrated circuit packages using a conductive plate as a substrate includes forming a partial circuit pattern on one side of the conductive plate by stamping or selectively removing a portion of the conductive plate through part of its thickness, and then electrically coupling semiconductor dies to the formed patterns on the conductive plate. The method further includes encapsulating at least a portion of the dies and the conductive plate with an encapsulant and removing a portion of the conductive plate from the side opposite the patterned side to form conductive traces based on the formed pattern.Type: GrantFiled: May 7, 2008Date of Patent: October 18, 2011Assignee: Texas Instruments IncorporatedInventors: Masood Murtuza, Satyendra Singh Chauhan, Donald C. Abbott
-
Publication number: 20110248399Abstract: A semiconductor device has a semiconductor die with a plurality of bumps formed over contact pads on a surface of the semiconductor die. The bumps can have a fusible portion and non-fusible portion. A plurality of conductive traces is formed over a substrate with interconnect sites having a width greater than 20% and less than 80% of a width of a contact interface between the bumps and contact pads. The bumps are bonded to the interconnect sites so that the bumps cover a top surface and side surface of the interconnect sites. An encapsulant is deposited around the bumps between the semiconductor die and substrate. The conductive traces have a pitch as determined by minimum spacing between adjacent conductive traces that can be placed on the substrate and the width of the interconnect site provides a routing density equal to the pitch of the conductive traces.Type: ApplicationFiled: December 6, 2010Publication date: October 13, 2011Applicant: STATS CHIPPAC, LTD.Inventor: Rajendra D. Pendse
-
Patent number: 8035205Abstract: A semiconductor package can comprise a die stack attached to a substrate, with bond wires electrically connecting the two. Often multiple die stacks are adhered to a single substrate so that several semiconductor packages can be manufactured at once. A molding compound flow controller is optimally associated with the substrate or semiconductor package at one or more various locations. Flow controllers can control or direct the flow of the molding compound during the encapsulation process. Flow controllers can be sized, shaped, and positioned in order to smooth out the flow of the molding compound, such that the speed of the flow is substantially equivalent over areas of the substrate containing dies and over areas of the substrate without dies. In this manner, defects such as voids in the encapsulation, wire sweeping, and wire shorts can be substantially avoided during encapsulation.Type: GrantFiled: January 5, 2007Date of Patent: October 11, 2011Assignee: Stats Chippac, Inc.Inventors: Seong Won Park, Cheng Yu Hsia, Yong Suk Kim
-
Patent number: 8033039Abstract: In a high frequency flip chip package process of a polymer substrate and a structure thereof, the structure is a one-layer structure packaged by a high frequency flip chip package process to overcome the shortcomings of a conventional two-layer structure packaged by the high frequency flip chip package process. The conventional structure not only incurs additional insertion loss and return loss in its high frequency characteristic, but also brings out a reliability issue. Thus, the manufacturing process of a ceramic substrate in the conventional structure still has the disadvantages of a poor yield rate and a high cost.Type: GrantFiled: August 26, 2009Date of Patent: October 11, 2011Assignee: National Chiao Tung UniversityInventors: Edward-yi Chang, Li-Han Hsu, Chee-Way Oh, Wei-Cheng Wu, Chin-te Wang
-
Publication number: 20110244628Abstract: A method of manufacturing a semiconductor device includes: supplying a supercritical fluid mixed with an under-fill material to a stacked unit, which has a plurality of stacked semiconductor chips; and filling the under-fill material in the space between the plurality of the semiconductor chips, by heating the stacked unit placed in the inside of the high-pressure vessel and curing the under-fill material flowing in the space between the plurality of the semiconductor chips by a polymerization reaction, while the supercritical fluid is being supplied.Type: ApplicationFiled: April 4, 2011Publication date: October 6, 2011Applicant: ELPIDA MEMORY, INC.Inventors: Hiroyuki ODE, Hiroaki IKEDA
-
Publication number: 20110244634Abstract: A semiconductor package and a method of manufacturing the semiconductor package. The semiconductor package includes a first package that a first semiconductor chip is mounted on a front side of a first substrate and a redistributed pad including a first redistributed pad electrically connected to the first substrate and a second redistributed pad electrically connected to the first redistributed pad is disposed on the first semiconductor chip and a second package that a second semiconductor chip is mounted on a front side of a second substrate, the second package including a connection member electrically connected to the second redistributed pad. The connection member electrically connected to the redistributed pad electrically connects the first and second packages to each other.Type: ApplicationFiled: May 9, 2011Publication date: October 6, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Young-Lyong Kim, Jong-Ho Lee, Cheul-Joong Youn, Eun-Chul Ahn
-
Publication number: 20110244635Abstract: A method for manufacture of an integrated circuit package system includes: providing a leadframe with an integrated circuit mounted thereover; encapsulating the integrated circuit with an encapsulation; mounting an etch barrier below the leadframe; and etching the leadframe.Type: ApplicationFiled: June 13, 2011Publication date: October 6, 2011Inventors: Jae Hak Yee, Junwoo Myung, Byoung Wook Jang, YoungChul Kim
-
Publication number: 20110241197Abstract: A device includes a first semiconductor chip and a first encapsulant that encapsulates the first semiconductor chip and that includes a cavity. A carrier and an electrical component are mounted on the carrier. The carrier is arranged such that the electrical component is enclosed by the cavity.Type: ApplicationFiled: April 1, 2010Publication date: October 6, 2011Inventor: Horst Theuss
-
Publication number: 20110233753Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a paddle, an inner post adjacent to the paddle, a jumper pad, and an outer post, with the jumper pad between the inner post and the outer post; mounting an integrated circuit over a paddle first side, the paddle first side co-planar with the outer post; connecting a first jumper interconnect between the integrated circuit and the jumper pad; connecting a second jumper interconnect between the jumper pad and the outer post; and forming an encapsulation over paddle, the integrated circuit, the first jumper interconnect, the jumper pad, and the second jumper interconnect.Type: ApplicationFiled: March 26, 2010Publication date: September 29, 2011Inventors: Zigmund Ramirez Camacho, Emmanuel Espiritu, Henry Descalzo Bathan
-
Publication number: 20110233754Abstract: A method includes providing a carrier; applying a dielectric layer to the carrier; applying a metal layer to the dielectric layer; placing a first semiconductor chip on the metal layer with contact pads of the first semiconductor chip facing the metal layer; covering the first semiconductor chip with an encapsulation material; and removing the carrier.Type: ApplicationFiled: March 29, 2010Publication date: September 29, 2011Inventor: Georg Meyer-Berg
-
Publication number: 20110233752Abstract: A method of manufacture of an integrated circuit packaging system includes: forming an elevated contact above and between a lead and a die pad that is coplanar with the lead; connecting an integrated circuit and the lead; attaching a jumper interconnect between the elevated contact and the lead; and forming an encapsulant over the integrated circuit, the lead, the die pad, the elevated contact, and the jumper interconnect, the encapsulant having a recess in a base side with the elevated contact exposed in the recess and the lead exposed from the base side.Type: ApplicationFiled: March 26, 2010Publication date: September 29, 2011Inventors: Zigmund Ramirez Camacho, Emmanuel Espiritu, Henry Descalzo Bathan
-
Publication number: 20110233736Abstract: A method of manufacture of an integrated circuit packaging system includes: mounting an integrated circuit over a package carrier; mounting a rounded interconnect on the package carrier; mounting a conductive shield over the package carrier, the conductive shield having an elevated portion and a hole adjacent to the elevated portion with the elevated portion over the integrated circuit and the rounded interconnect exposed from the hole; and forming an encapsulation between the conductive shield and the package carrier with the rounded interconnect exposed.Type: ApplicationFiled: March 23, 2010Publication date: September 29, 2011Inventors: HyungSang Park, A Leam Choi, JoHyun Bae
-
Publication number: 20110233743Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a leadframe strip system, having a stress relief slot and a leadframe unit, the stress relief slot is at a frame corner of the leadframe strip system and spans adjacent sides of the leadframe unit, the leadframe unit includes a paddle, a tie bar therefrom, and a lead finger; connecting an integrated circuit and the lead finger; forming an encapsulation covering the integrated circuit; and singulating the integrated circuit in the encapsulation from the leadframe strip system with a package corner of the encapsulation free of micro-cracks with an inspection of the package corner at least 50× view.Type: ApplicationFiled: March 25, 2010Publication date: September 29, 2011Inventors: Jayby Agno, Erwin Aguas Sangalang, Dexter Anonuevo, Ramona Damalerio
-
Publication number: 20110233748Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an interposer having an interposer first side and an interposer second side opposing the interposer first side; mounting an integrated circuit to the interposer first side, the integrated circuit having a non-active side and an active side with the non-active side facing the interposer; connecting first interconnects between the active side and the interposer first side, the first interconnects having a first density on the interposer first side; mounting the interposer over a package carrier with the interposer first side facing the package carrier; connecting second interconnects between the package carrier and the interposer second side, the second interconnects having a second density on the interposer second side, the second density that is approximately the same as the first density; and forming an encapsulation over the package carrier covering the interposer and the second interconnects.Type: ApplicationFiled: March 24, 2010Publication date: September 29, 2011Inventor: Mukul Joshi
-
Patent number: 8026130Abstract: A method is provided for manufacturing a QFN type semiconductor integrated circuit device using a multi-device lead frame having a tie bar for tying external end portions of plural leads, wherein sealing resin filled between an outer periphery of a mold cavity and the tie bar is removed by a laser and thereafter a surface treatment such as solder plating is performed.Type: GrantFiled: April 29, 2009Date of Patent: September 27, 2011Assignee: Renesas Electronics CorporationInventors: Hiroyuki Nakamura, Atsushi Nishikizawa, Nobuya Koike
-
Patent number: 8026590Abstract: Disclosed herein are a die package and a method of manufacturing the die package. A solder layer is formed on a lower surface of a die. The die is self-aligned and attached to a support plate using surface tension between the solder layer and a metal layer of the support plate, thus reducing attachment lead time of the die.Type: GrantFiled: October 17, 2009Date of Patent: September 27, 2011Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Seok Kang, Young Ho Kim, Young Do Kweon, Jin Gu Kim, Sung Yi
-
Publication number: 20110227211Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base panel having a first side with a cavity and a second side opposite the first side; connecting an integrated circuit device and the first side; applying a resist mask having an opening on the second side, the opening offset from the cavity; forming a bump contact in the opening; applying an encapsulation in the cavity over the integrated circuit device and the first side; and forming a package lead by removing a portion of the base panel under the cavity, a flared tip of the package lead intersecting a base side of the encapsulation.Type: ApplicationFiled: March 17, 2010Publication date: September 22, 2011Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Emmanuel Espiritu
-
Publication number: 20110230014Abstract: A method of packaging an electronic device includes providing a patterned dielectric layer with an area sized to receive a first die, and another area sized to receive a second die, placing the first and second dies within the first and second areas, encapsulating the dies with an encapsulating material that has a different composition from the dielectric layer, forming a first signal line between the dies, forming a second signal line to the first die, and forming an additional signal line to the first die. The dielectric layer is disposed between the first signal line and the encapsulating material, the electronic device transmits a signal in an approximate range of 1 GHz to 100 GHz along the second signal line, and a signal that does not exceed approximately 900 MHz along the additional signal line.Type: ApplicationFiled: June 2, 2011Publication date: September 22, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: Jinbang Tang
-
Publication number: 20110227794Abstract: In described embodiments, a package inverted-F antenna is disclosed. The inverted-F antenna (IFA) is printed on a semiconductor package, and conductive bonding material is applied to leads of the IFA and terminal pads of a substrate when bonding the package to the substrate holding a semiconductor die. Wire leads couple the output terminals of the die to the terminal pads and, hence, the IFA.Type: ApplicationFiled: March 19, 2010Publication date: September 22, 2011Inventor: Roger Fratti
-
Patent number: 8021930Abstract: A semiconductor device has a temporary carrier with a designated area for a first semiconductor die. A dam material is deposited on the carrier around the designated area for a first semiconductor die. The first semiconductor die is mounted to the designated area on the carrier. An encapsulant is deposited over the first semiconductor die and carrier. The dam material is selected to have a CTE that is equal to or less than the CTE of the encapsulant. The carrier is removed to expose the encapsulant and first semiconductor die. A first interconnect structure is formed over the encapsulant. An EMI shielding layer can be formed over the first semiconductor die. A second interconnect structure is formed over a back surface of the first semiconductor die. A conductive pillar is formed between the first and second interconnect structures. A second semiconductor die is mounted to the second interconnect structure.Type: GrantFiled: August 12, 2009Date of Patent: September 20, 2011Assignee: STATS ChipPAC, Ltd.Inventor: Reza A. Pagaila
-
Patent number: 8022531Abstract: An integrated circuit package system includes a substrate having an integrated circuit die thereon; a heat slug having a tie bar, the tie bar having characteristics of singulation from an adjacent heat slug; and an encapsulant molded on the substrate, the heat slug, and the integrated circuit die includes the encapsulant which fills all of the space between the integrated circuit die and the heat slug.Type: GrantFiled: September 13, 2010Date of Patent: September 20, 2011Assignee: STATS ChipPAC Ltd.Inventors: Kyungsic Yu, Tae Keun Lee, Youngnam Choi
-
Publication number: 20110223720Abstract: A fabrication method for a resin encapsulated semiconductor device includes the steps of: (1) die-bonding a semiconductor device to a first electrical connection metallic terminal of a wiring substrate; (2) electrically connecting an electrode of the semiconductor device and a second electrical connection metallic terminal of the wiring substrate via an electrical connector; (3) surface treating such an assembly by applying a solution to a surface of the assembly and baking the applied solution; and (4) transfer-molding an insulating encapsulating resin onto the surface-treated assembly.Type: ApplicationFiled: May 16, 2011Publication date: September 15, 2011Inventors: Ryoichi Kajiwara, Shigehisa Motowaki, Kazutoshi Itou, Hiroshi Hozoji
-
Publication number: 20110221054Abstract: A semiconductor device has a semiconductor die mounted over the carrier. An encapsulant is deposited over the carrier and semiconductor die. The carrier is removed. A first interconnect structure is formed over the encapsulant and a first surface of the die. A second interconnect structure is formed over the encapsulant and a second surface of the die. A first protective layer is formed over the first interconnect structure and second protective layer is formed over the second interconnect structure prior to forming the vias. A plurality of vias is formed through the second interconnect structure, encapsulant, and first interconnect structure. A first conductive layer is formed in the vias to electrically connect the first interconnect structure and second interconnect structure. An insulating layer is formed over the first interconnect structure and second interconnect structure and into the vias. A discrete semiconductor component can be mounted to the first interconnect structure.Type: ApplicationFiled: March 15, 2010Publication date: September 15, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Pandi Chelvam Marimuthu
-
Publication number: 20110221059Abstract: A QFN package includes a chip-mounting base; electrically connecting pads disposed around the periphery of the chip-mounting base, the bottom surfaces of the chip-mounting base and the electrically connecting pads being covered by a copper layer; a chip mounted on the top surface of the chip-mounting base; bonding wires electrically connecting to the chip and the electrically connecting pads; an encapsulant encapsulating the chip-mounting base, the electrically connecting pads, the chip and the bonding wires while exposing the copper layer; and a dielectric layer formed on the bottom surfaces of the encapsulant and the copper layer and having a plurality of openings exposing a portion of the copper layer. The copper layer has good bonding with the dielectric layer that helps to prevent solder material in a reflow process from permeating into the interface between the chip-mounting base, the electrically connecting pads and the dielectric layer, thereby avoiding solder extrusion and enhancing product yield.Type: ApplicationFiled: June 29, 2010Publication date: September 15, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Fu-Di Tang, Ching-Chiuan Wei, Yung-Chih Lin
-
Publication number: 20110221008Abstract: A semiconductor package with connecting plate for internal connection comprise: a plurality of chips each having a plurality of contact areas on a top surface; one or more connecting plates having a plurality of electrically isolated connecting plate portions each connecting a contact area of the semiconductor chips. The method of making the semiconductor package includes the steps of connecting one or more connecting plates to a plurality of semiconductor chips, applying a molding material to encapsulate the chips and the connecting plates, separating a plurality of connecting plate portions of the connecting plates by shallow cutting through or by grinding.Type: ApplicationFiled: March 12, 2010Publication date: September 15, 2011Inventors: Jun Lu, Kai Liu, Yan Xun Xue
-
Publication number: 20110221055Abstract: A semiconductor wafer has a plurality of first semiconductor die. A first conductive layer is formed over an active surface of the die. A first insulating layer is formed over the active surface and first conductive layer. A repassivation layer is formed over the first insulating layer and first conductive layer. A via is formed through the repassivation layer to the first conductive layer. The semiconductor wafer is singulated to separate the semiconductor die. The semiconductor die is mounted to a temporary carrier. An encapsulant is deposited over the semiconductor die and carrier. The carrier is removed. A second insulating layer is formed over the repassivation layer and encapsulant. A second conductive layer is formed over the repassivation layer and first conductive layer. A third insulating layer is formed over the second conductive layer and second insulating layer. An interconnect structure is formed over the second conductive layer.Type: ApplicationFiled: March 15, 2010Publication date: September 15, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Kang Chen, Jianmin Fang, Xia Feng
-
Publication number: 20110221065Abstract: Various semiconductor chips and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first opening in an insulating layer applied to a side of a semiconductor chip. The first opening does not extend through to the side. A second opening is formed in the insulating layer that exposes a portion of the side.Type: ApplicationFiled: March 10, 2010Publication date: September 15, 2011Inventors: Roden R. Topacio, Neil McLellan
-
Patent number: 8017440Abstract: The reliability of a semiconductor device is enhanced. A first lead frame, a first semiconductor chip, a second lead frame, and a second semiconductor chip are stacked over an assembly jig in this order with solder in between and solder reflow processing is carried out to fabricate their assembly. Thereafter, this assembly is sandwiched between first and second molding dies to form an encapsulation resin portion. The upper surface of the second die is provided with steps. At a molding step, the second lead frame is clamped between the first and second dies at a position higher than the first lead frame; and a third lead frame is clamped between the first and second dies at a higher position. The assembly jig is provided with steps at the same positions as those of the steps in the upper surface of the second die in positions corresponding to those of the same.Type: GrantFiled: October 6, 2010Date of Patent: September 13, 2011Assignee: Renesas Electronics CorporationInventor: Yuichi Machida
-
Patent number: 8017410Abstract: An electronic device (100) with one or more semiconductor chips (102) has an inductor (101) assembled on or under the chips. The inductor includes a ferromagnetic body (111) and a wire (104) wrapped around the body to form at least a portion of a loop; the wire ends (104a) are connected to the chips. The assembly is attached to a substrate (103), which may be a leadframe. The device may be encapsulated in molding compound (140) so that the inductor can double as a heat spreader (111c), enhancing the thermal device characteristics.Type: GrantFiled: April 13, 2010Date of Patent: September 13, 2011Assignee: Texas Instruments IncorporatedInventor: Sreenivasan K Koduri
-
Patent number: 8017448Abstract: In a double-sided electrode package, a sealing resin layer is formed so as to fill peripheries of surface-side terminals formed on a package substrate. Since the side surfaces of the surface-side terminals have plural protruded rims, adhesion with the sealing resin layer is improved by an anchor effect. At a sealing step, since supplied liquid resin is naturally flowed to form the sealing resin layer, a “mold step” and a “grinding step” may be omitted, and thus the sealing step may be simplified more greatly than a case where the resin sealing is carried out by a transfer molding method.Type: GrantFiled: March 9, 2009Date of Patent: September 13, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Yoshihiko Ino
-
Publication number: 20110215450Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a carrier having a cavity and a carrier top side adjacent to the cavity; mounting an integrated circuit in the cavity; forming an encapsulation surrounding the integrated circuit; and attaching a conductive channel to the carrier top side, the conductive channel over the encapsulation.Type: ApplicationFiled: March 5, 2010Publication date: September 8, 2011Inventors: HeeJo Chi, NamJu Cho, HanGil Shin
-
Patent number: 8011082Abstract: A package carrier enclosing at least one microelectronic element has a pattern of electrically conductive connection pads for electric connection of the package to another device. The package carrier is manufactured by providing a sacrificial carrier; applying an electrically conductive pattern to one side of the carrier; bending the carrier to create a shape having an elevated portion and recessed portions; forming a body member on the carrier at the side where the electrically conductive pattern is present; removing the sacrificial carrier; and placing a microelectronic element in a recess created in the body member at the position where the elevated portion of the carrier has been, and connecting the microelectronic element to the electrically conductive pattern. Furthermore, a hole in the package provides access to a sensitive surface of the microelectronic element.Type: GrantFiled: October 26, 2006Date of Patent: September 6, 2011Assignee: Koninklijke Philips Electronics N.V.Inventors: Johannes Wilhelmus Weekamp, Antonius Constant Johanna Cornelis Van Den Ackerveken, Will J. H. Ansems