And Encapsulating Patents (Class 438/124)
-
Patent number: 8101464Abstract: Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. One such method includes forming a plurality of apertures in a substrate with the apertures arranged in an array, and, after forming the apertures, attaching the substrate to a lead frame having a plurality of pads with the apertures in the substrate aligned with corresponding pads in the lead frame. Another method includes providing a partially cured substrate, coupling the partially cured substrate to a plurality of leads, attaching a microelectronic die to the leads, and electrically connecting the microelectronic die to the leads.Type: GrantFiled: August 30, 2006Date of Patent: January 24, 2012Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Patent number: 8101463Abstract: A method of manufacturing a semiconductor device includes placing a chip on a carrier, and applying an electrically conducting layer to the chip and the carrier. The method additionally includes converting the electrically conducting layer into an electrically insulating layer.Type: GrantFiled: February 12, 2009Date of Patent: January 24, 2012Assignee: Infineon Technologies AGInventors: Manfred Mengel, Joachim Mahler, Stefan Landau
-
Publication number: 20120012987Abstract: Various semiconductor chips and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first opening in an insulating layer applied to a side of a semiconductor chip. The first opening does not extend through to the side. A second opening is formed in the insulating layer that exposes a portion of the side.Type: ApplicationFiled: September 28, 2011Publication date: January 19, 2012Inventors: Roden R. Topacio, Neil McLellan
-
Publication number: 20120012990Abstract: A semiconductor wafer has a plurality of first semiconductor die. A second semiconductor die is mounted to the first semiconductor die. A shielding layer is formed between the first and second semiconductor die. An electrical interconnect, such as conductive pillar, bump, or bond wire, is formed between the first and second semiconductor die. A conductive TSV can be formed through the first and second semiconductor die. An encapsulant is deposited over the first and second semiconductor die and electrical interconnect. A heat sink is formed over the second semiconductor die. An interconnect structure, such as a bump, can be formed over the second semiconductor die. A portion of a backside of the first semiconductor die is removed. A protective layer is formed over exposed surfaces of the first semiconductor die. The protective layer covers the exposed backside and sidewalls of the first semiconductor die.Type: ApplicationFiled: July 16, 2010Publication date: January 19, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, DaeSik Choi, Jun Mo Koo
-
Patent number: 8097497Abstract: A method of connecting a chip to a package in a semiconductor device includes printing an encapsulant to a predetermined thickness on at least a portion of the chip and package and printing a layer of conductive material on the encapsulant in a predetermined pattern between the chip and package. The printed conductive material conforms to an upper surface of the encapsulant such that the encapsulant defines a distance from the printed conductive material to the chip and package. The method further includes printing a second layer of encapsulant over the printed conductive material curing at least the second layer of encapsulant.Type: GrantFiled: March 30, 2007Date of Patent: January 17, 2012Assignee: Xerox CorporationInventors: Peter M. Gulvin, Peter J. Nystrom, John P. Meyers
-
Patent number: 8097495Abstract: A leadframe for a semiconductor package is disclosed including electrical leads which extend from one side of the leadframe to an opposite side of the leadframe, where electrical connection may be made with the semiconductor die at the second side of the leadframe. The semiconductor die may be supported on the leads extending across the leadframe. The package may further include a spacer layer affixed to the electrical leads to fortify the semiconductor package and to prevent exposure of the electrical leads during the molding of the package.Type: GrantFiled: April 1, 2008Date of Patent: January 17, 2012Assignee: SanDisk Technologies Inc.Inventors: Ming Hsun Lee, Chih-Chin Liao, Cheemen Yu, Hem Takiar
-
Patent number: 8097489Abstract: A semiconductor device includes a pre-fabricated shielding frame mounted over a sacrificial substrate and semiconductor die. An encapsulant is deposited through an opening in the shielding frame around the semiconductor die. A first portion of the shielding frame to expose the encapsulant. Removing the first portion also leaves a second portion of the shielding frame over the semiconductor die as shielding from interference. A third portion of the shielding frame around the semiconductor die provides a conductive pillar. A first interconnect structure is formed over a first side of the encapsulant, shielding frame, and semiconductor die. The sacrificial substrate is removed. A second interconnect structure over the semiconductor die and a second side of the encapsulant. The shielding frame can be connected to low-impedance ground point through the interconnect structures or TSV in the semiconductor die to isolate the die from EMI and RFI, and other inter-device interference.Type: GrantFiled: March 23, 2009Date of Patent: January 17, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Byung Tai Do, Dioscoro A. Merilo
-
Publication number: 20120007233Abstract: A semiconductor element and a fabrication method thereof. The method includes forming an encapsulating layer on a semiconductor silicon substrate having electrode pads and a passivation layer formed thereon, the encapsulating layer covering the electrode pads and a part of the passivation layer that surrounds the electrode pads; forming a covering layer on the passivation layer and the encapsulating layer with a plurality of openings that expose a part of the encapsulating layer; forming a bonding metallic layer on the part of the encapsulating layer that are exposed from the openings and electrically connecting the bonding metallic layer to the encapsulating layer, wherein the bonding metallic layer is not greater in diameter than the encapsulating layer; and forming a conductive element on the bonding metallic layer. The encapsulating layer provides a good buffering effect to prevent electrode pads from delamination or being broken caused by the direct stress from the conductive element.Type: ApplicationFiled: September 29, 2010Publication date: January 12, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Kuei-Hsiao Kuo, Yi-Hsin Chen
-
Patent number: 8088650Abstract: A method of fabricating a chip package is provided. A thin metal plate having a first protrusion part, a second protrusion part and a plurality of third protrusion parts are provided. A chip is disposed on the thin metal plate, and a plurality of bonding wires for electrically connecting the chip to the second protrusion part and the second protrusion part to the third protrusion parts is formed. An upper encapsulant and a lower encapsulant are formed on the upper surface and the lower surface of the thin metal plate respectively. The lower encapsulant has a plurality of recesses for exposing a portion of the thin metal plate at locations where the first protrusion part, the second protrusion part and the third protrusion parts are connected to one another. Finally, the thin metal plate is etched by using the lower encapsulant as an etching mask.Type: GrantFiled: July 20, 2009Date of Patent: January 3, 2012Assignee: ChipMOS Technologies (Bermuda) Ltd.Inventors: Yong-Chao Qiao, Jie-Hung Chiou, Yan-Yi Wu
-
Patent number: 8089166Abstract: An integrated circuit package system includes a bottom pad with a bottom tie bar, attaching an integrated circuit die over the bottom pad, attaching a top pad with a top tie bar, over the integrated circuit die, and applying an encapsulant wherein the top tie bar integral to the top pad, is exposed on a side of the encapsulant.Type: GrantFiled: December 30, 2006Date of Patent: January 3, 2012Assignee: Stats Chippac Ltd.Inventor: OhSug Kim
-
Publication number: 20110318885Abstract: In one embodiment, a method for assembling a ball grid array (BGA) package is provided. The method includes providing a stiffener that has opposing first and second surfaces, wherein the first surface is capable of mounting an integrated circuit (IC) die in a central area and forming a pattern in at least a portion of the first surface to enhance the adhesiveness of an encapsulant material to the first surface.Type: ApplicationFiled: September 2, 2011Publication date: December 29, 2011Applicant: Broadcom CorporationInventors: Sam Ziqun Zhao, Reaz-ur Rahman Khan, Edward Law, Marc Papageorge
-
Publication number: 20110316163Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an integrated circuit device; forming package interconnects adjacent the integrated circuit device, the package interconnects having an internal interconnect side with a lock structure; applying an encapsulation over the integrated circuit device and the package interconnects, the lock structure conformally filled with the encapsulation; and forming a base cavity with sides formed by the encapsulation and an external interconnect side of each of an adjacent pair of package interconnects facing one another, the base cavity having a cross-sectional length at least two times a cross-sectional width.Type: ApplicationFiled: June 24, 2010Publication date: December 29, 2011Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Publication number: 20110316155Abstract: A method of manufacture of a semiconductor packaging system includes: providing a substrate; mounting a semiconductor chip to the substrate; mounting a pillar ball having a ball height electrically connected to the substrate; mounting an interposer above the semiconductor chip and electrically connected to the pillar ball; and wherein: mounting the interposer or mounting the substrate includes connecting the pillar ball to a pillar base having a base height substantially less than the ball height of the pillar ball and the pillar base having vertical sides not covered by the pillar ball.Type: ApplicationFiled: June 23, 2010Publication date: December 29, 2011Inventors: ChanHoon Ko, Junwoo Myung, Wonil Kwon
-
Patent number: 8084856Abstract: In some embodiments, a thermal spacer for stacked die package thermal management is presented. In this regard, an apparatus is introduced having a top integrated circuit die, a bottom integrated circuit die, and a thermal spacer between the top and bottom integrated circuit dice, the thermal spacer comprising a heat conducting material and the thermal spacer overhanging and extending parallel with one outside edge of the bottom integrated circuit die. Other embodiments are also disclosed and claimed.Type: GrantFiled: March 26, 2010Date of Patent: December 27, 2011Assignee: Intel CorporationInventor: Xuejiao Hu
-
Publication number: 20110309530Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a paddle having an indented planar surface intersecting an outwardly extending planar surface at an angle of approximately 135 degrees plus 25 degrees or minus 5 degrees; mounting an integrated circuit over the paddle; and forming an encapsulation over the integrated circuit and under the extension void free.Type: ApplicationFiled: June 18, 2010Publication date: December 22, 2011Inventors: Guo Qiang Shen, Jae Hak Yee, Feng Yao
-
Publication number: 20110309408Abstract: A semiconductor device provided with: an island and an island which are separated from each other; leads which approach the islands at one end; a control element which is attached to the island and is connected to a lead through a thin metal wire; and a switching element which is attached to the island and is connected to the lead through a metal wire. Further, the thin metal wire and the thin metal wire are arranged so as to the intersect.Type: ApplicationFiled: February 25, 2010Publication date: December 22, 2011Applicant: ON Semiconductor Trading, Ltd.Inventors: Masakazu Watanabe, Takashi Kuramochi, Masahiro Hatanai
-
Publication number: 20110309493Abstract: Device and method for an electronic device package is disclosed. The electronic device package includes a first pad, a second pad and an encapsulation surrounding the first and second pad, wherein the encapsulation includes a first opening underneath the first pad and a second opening underneath the second pad. A first bump is arranged in the first opening and a second bump is arranged in the second opening, wherein the encapsulation mechanically locks the first bump to the first pad and the second bump to the second pad.Type: ApplicationFiled: June 22, 2010Publication date: December 22, 2011Inventors: Soon Lock Goh, Swee Kah Lee, Chin Wei Ronnie Tan
-
Patent number: 8080445Abstract: A semiconductor device has a first substrate with a plurality of first conductive vias formed partially through the first substrate. A first semiconductor die is mounted over the first substrate and electrically connected to the first conductive vias. A plurality of bumps is formed over the first substrate. A second substrate has a plurality of second conductive vias formed partially through the second substrate. A penetrable encapsulant is deposited over the second substrate. The second substrate is mounted over the first substrate to embed the first semiconductor die and interconnect structure in the penetrable encapsulant. The encapsulant can be injected between the first and second substrates. A portion of the first substrate is removed to expose the first conductive vias. A portion of the second substrate is removed to expose the second conductive vias. A second semiconductor die is mounted over the second substrate.Type: GrantFiled: September 7, 2010Date of Patent: December 20, 2011Assignee: STATS ChipPAC, Ltd.Inventor: Reza A. Pagaila
-
Patent number: 8080444Abstract: A method of placing a die includes providing an embedded plane. The embedded plane has a openings, grid lines, and protruding portions. Each of the plurality of openings are surrounding by a subset of the plurality of grid lines. At least one of the protruding portions extends into one of the openings. A die is placed into one of the openings and at least one of the protruding portions bends during such placement so that it is in contact with at least a portion of a minor surface of the die.Type: GrantFiled: January 14, 2010Date of Patent: December 20, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Vijay Sarihan
-
Publication number: 20110303945Abstract: A semiconductor arrangement including at least one lead arrangement with a top and a bottom opposite the top; a least one solder resist layer which partially covers the top and the bottom, at least sub-zones of the top and the bottom, which are not covered by the solder resist layer, forming electrical base members; an optoelectronic semiconductor element, which is mounted on at least one of the base members on the top of the lead arrangement and is connected electrically conductively therewith, and an encapsulant applied at least to the top of the lead arrangement, the encapsulant covering up the semiconductor element and lying at least partially against the solder resist layer, wherein the base members are bordered all round by the solder resist layer.Type: ApplicationFiled: January 29, 2010Publication date: December 15, 2011Applicant: OSRAM Opto Semiconductors GmbHInventors: Michael Zitzlsperger, Matthias Sperl
-
Publication number: 20110304049Abstract: To suppress peeling of an Au pad for external coupling provided in a rewiring containing Cu as a main component. On the surface of a rewiring including a two-layer film in which a first Ni film is laminated on the top of a Cu film, a pad to which a wire is coupled is formed. The pad includes a two-layer film in which an Au film is laminated on the top of a second Ni film and formed integrally so as to cover the top surface and the side surface of the rewiring. Due to this, the area of contact between the rewiring and the pad increases, and therefore, the pad becomes difficult to be peeled off from the rewiring.Type: ApplicationFiled: June 14, 2011Publication date: December 15, 2011Inventors: Hiromi SHIGIHARA, Akira Yajima, Hisao Shigihara, Hiroshi Tsukamoto
-
Publication number: 20110306168Abstract: An integrated circuit package system and method of manufacture thereof includes: forming an area array substrate; mounting surface conductors on the area array substrate; and molding a molded package body, having a step surrounding a core section, on the area array substrate and the surface conductors, the step providing access to the surface conductors including providing a non-vertical slope from the core section to the step.Type: ApplicationFiled: August 24, 2011Publication date: December 15, 2011Inventors: Rajendra D. Pendse, Flynn Carson, Il Kwon Shim, Seng Guan Chow
-
Patent number: 8076184Abstract: A semiconductor device has a base carrier with first and second opposing surfaces. A plurality of cavities and base leads between the cavities is formed in the first surface of the base carrier. The first set of base leads can have a different height or similar height as the second set of base leads. A concave capture pad can be formed over the second set of base leads. Alternatively, a plurality of openings can be formed in the base carrier and the semiconductor die mounted to the openings. A semiconductor die is mounted between a first set of the base leads and over a second set of the base leads. An encapsulant is deposited over the die and base carrier. A portion of the second surface of the base carrier is removed to separate the base leads. An interconnect structure is formed over the encapsulant and base leads.Type: GrantFiled: August 16, 2010Date of Patent: December 13, 2011Assignee: STATS ChipPAC, Ltd.Inventors: Zigmund R. Camacho, Emmanuel A. Espiritu, Henry D. Bathan, Dioscoro A. Merilo
-
Patent number: 8076181Abstract: A packaging technique is described for QFNs, DFN, and other surface mount packages that allows the sides of leads to be plated with a wettable metal prior to the lead frames being singulated from the lead frame sheet. The leads of the lead frames in the sheet are shorted together and to the body of the lead frame sheet by a sacrificial interconnect structure. Chips are mounted to the lead frames and encapsulated, leaving the bottoms of the leads exposed. The lead frame sheet is then sawed along boundaries of the lead frames but not sawed through the interconnect structure. The sawing exposes at least a portion of the sides of the leads. The leads are then electroplated while the leads are biased with a bias voltage via the interconnect structure. After the plating, the lead frame sheet is sawed completely thorough the interconnect structure to singulate the lead frames and prevent the interconnect structure from shorting the leads together.Type: GrantFiled: October 22, 2010Date of Patent: December 13, 2011Assignee: Linear Technology CorporationInventors: David A. Pruitt, Lothar Maier
-
Publication number: 20110298110Abstract: A semiconductor device has a thermally conductive layer with a plurality of openings formed over a temporary carrier. The thermally conductive layer includes electrically non-conductive material. A semiconductor die has a plurality of bumps formed over contact pads on the die. The semiconductor die is mounted over the thermally conductive layer so that the bumps are disposed at least partially within the openings in the thermally conductive layer. An encapsulant is deposited over the die and thermally conductive layer. The temporary carrier is removed to expose the bumps. A first interconnect structure is formed over the encapsulant, semiconductor die, and bumps. The bumps are electrically connected to the first interconnect structure. A heat sink or shielding layer can be formed over the semiconductor die. A second interconnect structure can be formed over the encapsulant and electrically connected to the first interconnect structure through conductive vias formed in the encapsulant.Type: ApplicationFiled: June 4, 2010Publication date: December 8, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Yaojian Lin, Jun Mo Koo
-
Publication number: 20110298103Abstract: A semiconductor package and a method of manufacturing the semiconductor package are disclosed. A semiconductor package in accordance with an embodiment of the present invention includes a substrate, which has a ground circuit formed thereon, a semiconductor chip, which is mounted on the substrate, a conductive first shield, which is formed on an upper surface of the semiconductor chip and connected with the ground circuit, and a conductive second shield, which covers the substrate and the semiconductor chip and is connected with the first shield. With a semiconductor package in accordance with an embodiment of the present invention, grounding is possible between semiconductor chips because a shield is also formed on an upper surface of the semiconductor chip, and the shielding property can be improved by a double shielding structure.Type: ApplicationFiled: September 28, 2010Publication date: December 8, 2011Inventors: Do-Jae YOO, Jae-Cheon Doh
-
Publication number: 20110298126Abstract: A method for fabricating a carrier-free semiconductor package includes: half-etching a metal carrier to form a plurality of recess grooves and a plurality of metal studs each serving in position as a solder pad or a die pad; filing each of the recess grooves with a first encapsulant; forming on the metal studs an antioxidant layer such as a silver plating layer or an organic solderable protection layer; and performing die-bonding, wire-bonding and molding processes respectively to form a second encapsulant encapsulating the chip. The recess grooves are filled with the first encapsulant to enhance the adhesion between the first encapsulant and the metal carrier, thereby solving the conventional problem of having a weak and pliable copper plate and avoiding transportation difficulty. The invention eliminates the use of costly metals as an etching resist layer to reduce fabrication cost, and further allows conductive traces to be flexibly disposed on the metal carrier to enhance electrical connection quality.Type: ApplicationFiled: December 16, 2010Publication date: December 8, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Yueh-Ying Tsai, Fu-Di Tang, Chien-Ping Huang, Chun-Chi Ke
-
Publication number: 20110300672Abstract: To provide a semiconductor device with improved reliability. The semiconductor device includes a wiring board, a microcomputer chip flip-chip bonded over the wiring board via gold bumps, a first memory chip laminated over the microcomputer chip, wires for coupling the first memory chip to the wiring board, an underfill material with which a flip-chip coupling portion of the microcomputer chip is filled, and a sealing member for sealing the microcomputer chip and the first memory chip with resin. Further, the corner of a second opening portion of a solder resist film of the wiring board corresponding to the corner of the chip on the air vent side in charging the underfill material is made close to the microcomputer chip, which can improve the wettability and spread of the underfill material at the second opening portion, thus reducing the exposure of leads to the second opening portion, thereby improving the reliability of the semiconductor device.Type: ApplicationFiled: August 18, 2011Publication date: December 8, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Yusuke OTA, Michiaki SUGIYAMA, Toshikazu ISHIKAWA, Mikako OKADA
-
Publication number: 20110298125Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a pillar ball; mounting an interposer having a first functional side and a second functional side over the pillar ball and a semiconductor chip; encapsulating the interposer, the pillar ball, and the semiconductor chip with an encapsulation; forming a via through the first functional side and the second functional side of the interposer, and through the encapsulation to expose a portion of the pillar ball; and filling the via with a pillar post.Type: ApplicationFiled: June 8, 2010Publication date: December 8, 2011Inventor: ChanHoon Ko
-
Publication number: 20110298109Abstract: A semiconductor device has a plurality of semiconductor die mounted to a temporary carrier. A prefabricated shielding frame has a plate and integrated bodies extending from the plate. The bodies define a plurality of cavities in the shielding frame. A penetrable material is deposited in the cavities of the shielding frame. The shielding frame is mounted over the semiconductor die such that the penetrable material encapsulates the die. The carrier is removed. An interconnect structure is formed over the die, shielding frame, and penetrable material. The bodies of the shielding frame are electrically connected through the interconnect structure to a ground point. The shielding frame is singulated through the bodies or through the plate and penetrable material to separate the die. TIM is formed over the die adjacent to the plate of the shielding frame. A heat sink is mounted over the plate of the shielding frame.Type: ApplicationFiled: June 2, 2010Publication date: December 8, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Yaojian Lin
-
Patent number: 8071987Abstract: A housing for an optoelectronic component is disclosed, having a plastic base body that has a front side with an assembly region for at least one radiation emitting or radiation detecting body, wherein the plastic base body is formed from at least one first plastic component and at least one second plastic component. The second plastic component is disposed on the front side of the plastic base body, and is formed from a material that differs from the first plastic component in at least one optical property, and forms an optically functional region of the plastic base body. Further, a method for producing a housing for an optoelectronic component and a light emitting diode component is disclosed.Type: GrantFiled: September 27, 2007Date of Patent: December 6, 2011Assignee: OSRAM Opto Semiconductors GmbHInventor: Georg Bogner
-
Patent number: 8071431Abstract: According to one exemplary embodiment, an overmolded package includes a component situated on a substrate. The overmolded package further includes an overmold situated over the component and the substrate. The overmolded package further includes a wirebond cage situated over the substrate and in the overmold, where the wirebond cage surrounds the component, and where the wirebond cage includes a number of wirebonds. The wirebond cage forms an EMI shield around the component. According to this exemplary embodiment, the overmolded package further includes a conductive layer situated on a top surface of the overmold and connected to the wirebond cage, where the conductive layer forms an EMI shield over the component.Type: GrantFiled: December 16, 2010Date of Patent: December 6, 2011Assignee: Skyworks Solutions, Inc.Inventors: Dinphuoc V. Hoang, Thomas E. Noll, Anil K. Agarwal, Robert W. Warren, Matthew S. Read, Anthony LoBianco
-
Patent number: 8071426Abstract: A leadframe for use in fabricating a no lead semiconductor package contains connecting bars between individual electrical contact pads. For embodiments having a die pad, the leadframe further includes connecting bars between the contact pads and the die pad. The lower surfaces of the connecting bars are coplanar with the lower surfaces of the contact pads and/or the die pad, and the upper surfaces of the connecting bars are recessed with respect to the upper surfaces of the contact pads and/or the die pad. The semiconductor package is fabricated by encapsulating the die and the leadframe in a molding compound and then removing the connecting bars. The leadframe is typically formed by half etching a metal sheet to form the connecting bars. The connecting bars are removed from the encapsulated package by a selected cutting, sawing, or etching means, based on a predetermined pattern.Type: GrantFiled: July 16, 2010Date of Patent: December 6, 2011Assignee: Utac Thai LimitedInventors: Saravuth Sirinorakul, Somchai Nondhasitthichai
-
Publication number: 20110291257Abstract: A method of manufacture of an integrated circuit packaging system includes: mounting an integrated circuit over a package carrier; pressing an encapsulation onto the package carrier and with the integrated circuit therein; mounting a conductive frame, having a vertical pillar integral with a horizontal cover, through the encapsulation, over the integrated circuit, and the vertical pillar on the package carrier and the horizontal cover on the encapsulation; and forming a contact from the horizontal cover.Type: ApplicationFiled: May 27, 2010Publication date: December 1, 2011Inventor: Reza Argenty Pagaila
-
Patent number: 8067272Abstract: A stackable multi-chip package system is provided including forming an external interconnect having a base and a tip, connecting a first integrated circuit die and the base, stacking a second integrated circuit die over the first integrated circuit die in an active side to active side configuration, connecting the second integrated circuit die and the base, and molding the first integrated circuit die, the second integrated circuit die, and the external interconnect partially exposed.Type: GrantFiled: October 14, 2009Date of Patent: November 29, 2011Assignee: Stats Chippac Ltd.Inventors: Young Cheol Kim, Koo Hong Lee, Jae Hak Yee, Ii Kwon Shim
-
Patent number: 8067274Abstract: In this manufacturing method of a semiconductor device, a metal plate having a plurality of projection electrodes in each of a plurality of semiconductor device formation areas is prepared. Next, the projection electrodes of each of the semiconductor formation areas are aligned corresponding to external connection electrodes of each semiconductor construction, and each semiconductor construction is separately arranged on the projection electrodes in the semiconductor device formation areas. Next, an insulating layer formation sheet is arranged on the metal plate, and the metal plate and the insulating layer formation sheet are joined by heat pressing. Then, the metal plate is patterned and a plurality of upper layer wirings that connect to the projection electrodes is formed.Type: GrantFiled: July 21, 2009Date of Patent: November 29, 2011Assignee: Casio Computer Co., Ltd.Inventors: Ichiro Mihara, Takeshi Wakabayashi
-
Publication number: 20110285009Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a first terminal; connecting an integrated circuit to the first terminal; forming a second terminal connected over the first terminal and the integrated circuit by a vertical conductive post integral with the first terminal or the second terminal; and encapsulating the integrated circuit and the vertical conductive post leaving portions of the first terminal and the second terminal exposed.Type: ApplicationFiled: May 24, 2010Publication date: November 24, 2011Inventors: HeeJo Chi, Soo Jung Park, Junwoo Myung
-
Patent number: 8063477Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; mounting a first internal integrated circuit structure and a second internal integrated circuit structure over the substrate; connecting the first internal integrated circuit structure and the second internal integrated circuit structure to the substrate with internal interconnects; forming asymmetric encapsulation structures above the first internal integrated circuit structure and the second internal integrated circuit structure; and encapsulating the first internal integrated circuit structure and the internal interconnects with an encapsulation.Type: GrantFiled: December 4, 2008Date of Patent: November 22, 2011Assignee: Stats Chippac Ltd.Inventors: Reza Argenty Pagaila, Byung Tai Do, Linda Pei Ee Chua
-
Patent number: 8062928Abstract: A semiconductor device having a semiconductor chip having an active surface with flip-chip contacts and a passive surface is disclosed. In one embodiment, the flip-chip contacts are surrounded by an electrically insulating layer as underfill material, the layer having a UV B-stageable material. The UV B-stageable material is applied on the active surface of the semiconductor wafer.Type: GrantFiled: August 9, 2010Date of Patent: November 22, 2011Assignee: Infineon Technologies AGInventors: Michael Bauer, Edward Fuergut
-
Patent number: 8062961Abstract: Provided is a method for manufacturing a semiconductor device which includes: forming a removal layer over a base (support base); forming an interconnect layer over the removal layer; mounting semiconductor chip(s) over the interconnect layer; and separating the base from the interconnect layer while inducing the separation so as to originate from the removal layer, by irradiating a laser having a wavelength transparent with respect to the support base from the back side thereof, selectively to an unmounted region having no semiconductor chip(s) mounted thereon.Type: GrantFiled: March 30, 2009Date of Patent: November 22, 2011Assignee: Renesas Electronics CorporationInventor: Norikazu Motohashi
-
Publication number: 20110278741Abstract: A semiconductor device has conductive pillars formed over a carrier. A first semiconductor die is mounted over the carrier between the conductive pillars. An encapsulant is deposited over the first semiconductor die and carrier and around the conductive pillars. A recess is formed in a first surface of the encapsulant over the first semiconductor die. The recess has sloped or stepped sides. A first interconnect structure is formed over the first surface of the encapsulant. The first interconnect structure follows a contour of the recess in the encapsulant. The carrier is removed. A second interconnect structure is formed over a second surface of the encapsulant and first semiconductor die. The first and second interconnect structures are electrically connected to the conductive pillars. A second semiconductor die is mounted in the recess. A third semiconductor die is mounted over the recess and second semiconductor die.Type: ApplicationFiled: May 14, 2010Publication date: November 17, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Linda Pei Ee Chua, Byung Tai Do, Reza A. Pagaila
-
Publication number: 20110278717Abstract: A semiconductor device has a semiconductor die with a plurality of bumps formed over a surface of the first semiconductor die. A penetrable adhesive layer is formed over a temporary carrier. The adhesive layer can include a plurality of slots. The semiconductor die is mounted to the carrier by embedding the bumps into the penetrable adhesive layer. The semiconductor die and interconnect structure can be separated by a gap. An encapsulant is deposited over the first semiconductor die. The bumps embedded into the penetrable adhesive layer reduce shifting of the first semiconductor die while depositing the encapsulant. The carrier is removed. An interconnect structure is formed over the semiconductor die. The interconnect structure is electrically connected to the bumps. A thermally conductive bump is formed over the semiconductor die, and a heat sink is mounted to the interconnect structure and thermally connected to the thermally conductive bump.Type: ApplicationFiled: May 13, 2010Publication date: November 17, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Yaojian Lin, Jun Mo Koo
-
Publication number: 20110278707Abstract: A prefabricated multi-die leadframe having a plurality of contact pads is mounted over a temporary carrier. A first semiconductor die is mounted over the carrier between the contact pads of the leadframe. A second semiconductor die is mounted over the contact pads of the leadframe and over the first die. An encapsulant is deposited over the leadframe and first and second die. The carrier is removed. A first interconnect structure is formed over the leadframe and the first die and a first surface of the encapsulant. A channel is cut through the encapsulant and leadframe to separate the contact pads. A plurality of conductive vias can be formed through the encapsulant. A second interconnect structure is formed over a second surface of the encapsulant opposite the first surface of the encapsulant. The second interconnect structure is electrically connected to the conductive vias.Type: ApplicationFiled: May 17, 2010Publication date: November 17, 2011Applicant: STATS CHIPPAC, LTD.Inventors: HeeJo Chi, YeongIm Park, HyungMin Lee
-
Publication number: 20110278712Abstract: A semiconductor device has a flipchip semiconductor die mounted to a first substrate using a plurality of first bumps. An opening or plurality of openings is formed in the first substrate in a location central to placement of the flipchip semiconductor die to the first substrate. A plurality of semiconductor die is mounted to a second substrate. The semiconductor die are electrically connected with bond wires. An encapsulant is over the plurality of semiconductor die and second substrate. The second substrate is mounted to the first substrate with a plurality of second bumps. An underfill material is dispensed through the opening in the first substrate between the flipchip semiconductor die and first substrate. The dispensing of the underfill material is discontinued as the underfill material approaches or reaches a perimeter of the flipchip semiconductor die to reduce bleeding of the underfill material. The underfill material is cured.Type: ApplicationFiled: May 17, 2010Publication date: November 17, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Junwei Hu, JaeHak Yee, Lin Tan, Wenbin Qu, YuFeng Feng
-
Publication number: 20110281402Abstract: A masking layer is formed on a dielectric region of an electronic device so that, during subsequent formation of a capping layer on electrically conductive regions of the electronic device that are separated by the dielectric region, the masking layer inhibits formation of capping layer material on or in the dielectric region. The capping layer can be formed selectively on the electrically conductive regions or non-selectively; in either case (particularly in the latter), capping layer material formed over the dielectric region can subsequently be removed, thus ensuring that capping layer material is formed only on the electrically conductive regions. Silane-based materials, such as silane-based SAMs, can be used to form the masking layer. The capping layer can be formed of an electrically conductive material (e.g.Type: ApplicationFiled: July 28, 2011Publication date: November 17, 2011Applicant: INTERMOLECULAR, INC.Inventors: David E. Lazovsky, Sandra G. Malhotra, Thomas R. Boussie
-
Patent number: 8058104Abstract: A method for manufacturing a semiconductor device package including an electrically conductive lead frame having a plurality of posts disposed at a perimeter of the package. Each of the posts has a first contact surface at the first package face and a second contact surface at the second package face. The lead frame also includes a plurality of post extensions disposed at the second package face. Each of the post extensions includes a bond site formed on a surface of the post extension opposite the second package face. At least one I/O pad on the semiconductor device is electrically connected to the post extension at the bond site using wirebonding, tape automated bonding, or flip-chip methods. The package can be assembled using a lead frame having pre-formed leads, with or without taping, or using partially etched lead frames. A stack of the semiconductor device packages may be formed.Type: GrantFiled: March 8, 2010Date of Patent: November 15, 2011Assignee: Unisem (Mauritius) Holdings LimitedInventors: Shafidul Islam, Romarico S. San Antonio
-
Patent number: 8058098Abstract: A method includes the steps of providing a carrier comprising a plurality of cavities; placing at least one semiconductor element into each of the cavities; filling the plurality of cavities with a packaging material; and removing the carrier.Type: GrantFiled: March 12, 2007Date of Patent: November 15, 2011Assignee: Infineon Technologies AGInventor: Keong Bun Hin
-
Publication number: 20110272800Abstract: A method of manufacturing a semiconductor package includes placing a semiconductor chip in a recess provided on a surface of a supporting body so that a part of the semiconductor chip projects from the recess; forming a resin part on the surface of the supporting body, the resin part encapsulating the projecting part of the semiconductor chip; removing the supporting body; and forming an interconnection structure electrically connected to the semiconductor chip by using the resin part as a part of the base body of the semiconductor package.Type: ApplicationFiled: April 26, 2011Publication date: November 10, 2011Inventor: Teruaki CHINO
-
Publication number: 20110272825Abstract: Methods are disclosed for improving electrical interconnection in stacked die assemblies, and stacked die assemblies are disclosed having structural features formed by the methods. The resulting stacked die assemblies are characterized by having reduced electrical interconnect failure.Type: ApplicationFiled: November 4, 2010Publication date: November 10, 2011Applicant: Vertical Circuits, Inc.Inventors: Scott McGrath, Jeffrey S. Leal, Ravi Shenoy, Loreto Cantillep, Simon J. S. McElrea, Suzette K. Pangrle
-
Publication number: 20110266699Abstract: The invention pertains to a method for manufacturing a microelectronic device on a substrate comprising at least one first electrical component and one second electrical component distributed respectively in first and second levels stacked one on top of the other on the substrate, this method comprising: the manufacture of at least one first arm and one second arm of different lengths, each of these arms directly and mechanically linking an electrical pad to a fixed anchoring point on the substrate, and the electrical pad is made inside the first level and then shifted, prior to the electrical connection of the second component, to a position of connection wherein the upper face of the electrical pad is in contact with the interior of the second level parallel to the substrate.Type: ApplicationFiled: April 26, 2011Publication date: November 3, 2011Applicant: Commissariat a I'energie atomique et aux energies alternativesInventors: Thierry Hilt, Herve Boutry, Remy Franiatte, Stephane Moreau