Encapsulating Patents (Class 438/127)
-
Patent number: 9305808Abstract: Methods and apparatus for forming a semiconductor device package on an interposer using a micro-bump layer are disclosed. The micro-bump layer may comprise micro-bumps and micro-bump lines, where a micro-bump is used as a vertical connection between a die and the interposer, and a micro-bump line is used as a horizontal connection for signal transmission between different dies above the interposer. The micro-bump lines may be formed at the same time as the formation of the micro-bumps with little or no additional cost.Type: GrantFiled: May 15, 2015Date of Patent: April 5, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Yu Lu, Hsien-Pin Hu, Hsiao-Tsung Yen, Tzuan-Horng Liu, Shih-Wen Huang, Shang-Yun Hou, Shin-Puu Jeng
-
Patent number: 9287174Abstract: A fiber-containing resin substrate for collectively encapsulating a semiconductor-device-mounting surface of a substrate on which semiconductor devices are mounted or a semiconductor-device-forming surface of a wafer on which a semiconductor device is formed, including a resin-impregnated fibrous base material which is obtained by impregnating a fibrous base material with a thermosetting resin and semi-curing or curing the thermosetting resin and has a linear expansion coefficient (ppm/° C.) in an X-Y direction of less than 3 ppm, and an uncured resin layer formed of an uncured thermosetting resin on one side of the resin-impregnated fibrous base material.Type: GrantFiled: November 14, 2013Date of Patent: March 15, 2016Assignee: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Susumu Sekiguchi, Toshio Shiobara, Hideki Akiba, Tomoaki Nakamura
-
Patent number: 9287190Abstract: Devices employing semiconductor die having hydrophobic coatings, and related cooling methods are disclosed. A device may include at least one semiconductor die electrically coupled to a substrate by electrical contact elements. During operation the semiconductor die and the electrical contact elements generate heat. By applying hydrophobic coatings to the semiconductor die and the electrical contact elements, a cooling fluid may be used to directly cool the semiconductor die and the electrical contact elements to maintain these components within temperature limits and free from electrical shorting and corrosion. In this manner, the semiconductor die and associated electrical contact elements may be cooled to avoid the creation of damaging localized hot spots and temperature-sensitive semiconductor performance issues.Type: GrantFiled: July 22, 2014Date of Patent: March 15, 2016Assignee: International Business Machines CorporationInventors: Daniel J. Buvid, Eric J. Campbell, Tyler Jandt, Joseph Kuczynski
-
Patent number: 9260298Abstract: A stacked MEMS microphone packaging method includes the steps of: providing a substrate having a conducting part and a through hole; affixing a retaining wall to the substrate and forming a conducting circuit in electrical connection with the conducting part; mounting a processor chip and a sensor chip on the substrate to have the sensor chip be disposed at a top side of the through hole; providing a carrier board having a first solder pad and a second solder pad and fixedly mounting the carrier board at the retaining wall and electrically coupled to the first solder pad and the second solder pad. Thus, the method can make a flip architecture MEMS microphone, reducing the steps of the packaging process and lowering the degree of difficulty of the manufacturing process and the manufacturing costs.Type: GrantFiled: November 3, 2014Date of Patent: February 16, 2016Assignee: LINGSEN PRECISION INDUSTRIES, LTD.Inventors: Hsien-Ken Liao, Ming-Te Tu
-
Patent number: 9257341Abstract: A method for fabricating packaged semiconductor devices; attaching a batch-sized metallic grid with openings onto an adhesive tape having an insulating clear core covered by a layer of UV-releasable adhesive, the openings sized larger than a semiconductor chip; attaching a semiconductor chip onto the tape of each window, the chip terminals facing the adhesive surface; laminating insulating material of low coefficient of thermal expansion to fill gaps between each chip and respective grid; turning over assembly to place a carrier under backside of chips and lamination and to remove the tape; plasma-cleaning the assembly front side and sputtering uniform at least one metal layer across the assembly; optionally plating metal layers; and patterning the metal layers to form rerouting traces and extended contact pads for assembly.Type: GrantFiled: July 1, 2014Date of Patent: February 9, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Mark A. Gerber
-
Patent number: 9252085Abstract: The invention refers to method for packaging an integrated circuit (IC) comprising steps of: attaching at least one die on a substrate; attaching bond-wires from the die(s) to package terminal pads; mold or dispense a thermo-degradable material on the substrate, die(s) and bond-wires; mold an encapsulant material; decompose the thermo-degradable materials by temperature treatment.Type: GrantFiled: November 11, 2013Date of Patent: February 2, 2016Assignee: Samba Holdco Netherlands B.V.Inventor: Christian Weinschenk
-
Patent number: 9219043Abstract: A wafer-level package device and techniques for fabricating the device are described that include a second integrated circuit chip electrically coupled to a base integrated circuit chip, where the second integrated circuit chip is placed on and connected to the base integrated circuit chip between multiple high-standoff peripheral pillars with solder bumps. In implementations, the wafer-level package device that employs example techniques in accordance with the present disclosure includes a base integrated circuit chip, multiple high-standoff peripheral pillars with solder bumps, and a second integrated circuit chip electrically coupled to the base integrated circuit chip and placed on the base integrated circuit chip in the center of an array of high-standoff peripheral pillars with solder bumps.Type: GrantFiled: June 28, 2013Date of Patent: December 22, 2015Assignee: Maxim Integrated Products, Inc.Inventors: Amit S. Kelkar, Viren Khandekar, Hien D. Nguyen
-
Patent number: 9214362Abstract: A method for producing an encapsulating layer-covered semiconductor element includes a disposing step of disposing a semiconductor element on a support, an encapsulating step of embedding and encapsulating the semiconductor element by an encapsulating layer in an encapsulating sheet including a peeling layer and the encapsulating layer laminated below the peeling layer and made from a thermosetting resin before complete curing, and a heating step of heating and curing the encapsulating layer after the encapsulating step. The heating step includes a first heating step in which the encapsulating sheet is heated at a first temperature, while being mechanically pressurized toward the support and a second heating step in which the encapsulating sheet is heated at a second temperature that is higher than the first temperature after the first heating step.Type: GrantFiled: July 17, 2013Date of Patent: December 15, 2015Assignee: NITTO DENKO CORPORATIONInventors: Munehisa Mitani, Yuki Ebe, Yasunari Ooyabu
-
Patent number: 9177835Abstract: A method includes placing an underfill-shaping cover on a package component of a package, with a device die of the package extending into an opening of the underfill-shaping cover. An underfill is dispensed into the opening of the underfill-shaping cover. The underfill fills a gap between the device die and the package component through capillary. The method further includes, with the underfill-shaping cover on the package component, curing the underfill. After the curing the underfill, the underfill-shaping cover is removed from the package.Type: GrantFiled: April 17, 2014Date of Patent: November 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Chih Chuang, Chun-Hung Lin, Jung Wei Cheng, Tsung-Ding Wang
-
Patent number: 9161434Abstract: Methods for applying a hydrophobic coating to various components within a computing device are disclosed. More specifically, a hydrophobic coating can be applied by a plasma assisted chemical vapor deposition (PACVD) process to a fully assembled circuit board. Frequently, a fully assembled circuit board can have various components such as electromagnetic interference (EMI) shields which cover water sensitive electronics. A method is disclosed for perforating portions of the EMI shields that overlay the water sensitive electronics. Methods of sealing board to board connectors are also disclosed. In one embodiment solder leads of the board to board connectors can be covered by a silicone seal.Type: GrantFiled: March 31, 2014Date of Patent: October 13, 2015Assignee: Apple Inc.Inventors: Nicholas G. Merz, Scott A. Myers, Gregory N. Stephens, Joseph C. Poole
-
Patent number: 9142516Abstract: A semiconductor device includes a plurality of protrusions formed on a first face of the semiconductor device; first bonding portions formed on upper portions of the plurality of protrusions; second bonding portions formed on side faces of the plurality of protrusions; and third bonding portions formed on the first face between the plurality of protrusions, wherein the semiconductor device is configured to bond to an other semiconductor device through the third from the first bonding portions.Type: GrantFiled: June 18, 2012Date of Patent: September 22, 2015Assignee: SOCIONEXT INC.Inventors: Masashi Takenaka, Katsuyoshi Yamamoto
-
Patent number: 9129912Abstract: The invention provides an encapsulant for collectively encapsulating a semiconductor devices mounting surface of a substrate having semiconductor devices mounting thereon or a semiconductor devices forming surface of a wafer having semiconductor devices forming thereon, and the encapsulant comprises a supporting substrate having a difference of a linear expansion coefficient from that of the substrate or the wafer of 5 ppm or less and a thermosetting resin layer being laminated, wherein the thermosetting resin layer has a shape having a height difference to a thickness direction.Type: GrantFiled: October 29, 2013Date of Patent: September 8, 2015Assignee: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Hideki Akiba, Toshio Shiobara, Susumu Sekiguchi, Tomoaki Nakamura
-
Patent number: 9111946Abstract: A first area of a first surface of an encapsulated component can be thinned, the component including: a semiconductor chip having an active surface opposite the first surface, and an encapsulant extending outwardly from edges of the semiconductor chip. An entire area of the active surface may be aligned with the first area. After the abrading, a second area of the encapsulated component beyond the first area may have a thickness greater than a thickness of the first area. The second area can be configured to fully support the abraded encapsulated component in a state of the encapsulated component being manipulated by handling equipment.Type: GrantFiled: December 20, 2012Date of Patent: August 18, 2015Assignee: Invensas CorporationInventors: Belgacem Haba, Ilyas Mohammed
-
Patent number: 9105647Abstract: A semiconductor device has a flipchip semiconductor die mounted to a first substrate using a plurality of first bumps. An opening or plurality of openings is formed in the first substrate in a location central to placement of the flipchip semiconductor die to the first substrate. A plurality of semiconductor die is mounted to a second substrate. The semiconductor die are electrically connected with bond wires. An encapsulant is over the plurality of semiconductor die and second substrate. The second substrate is mounted to the first substrate with a plurality of second bumps. An underfill material is dispensed through the opening in the first substrate between the flipchip semiconductor die and first substrate. The dispensing of the underfill material is discontinued as the underfill material approaches or reaches a perimeter of the flipchip semiconductor die to reduce bleeding of the underfill material. The underfill material is cured.Type: GrantFiled: May 17, 2010Date of Patent: August 11, 2015Assignee: STATS ChipPAC, Ltd.Inventors: Junwei Hu, JaeHak Yee, Lin Tan, Wenbin Qu, YuFeng Feng
-
Patent number: 9105479Abstract: An integrated circuit and a method of making the same. The integrated circuit includes a semiconductor substrate including at least one environmental sensor. The integrated circuit also includes a cap layer located on a major surface of the substrate. The integrated circuit further includes at least one elongate channel for allowing access of said sensor to an environment surrounding the integrated circuit.Type: GrantFiled: September 5, 2013Date of Patent: August 11, 2015Assignee: ams International AGInventors: Willem Frederik Adrianus Besling, Martien Kengen
-
Patent number: 9102517Abstract: Micro-Electro-Mechanical System (MEMS) structures, methods of manufacture and design structures are disclosed. The method includes forming at least one Micro-Electro-Mechanical System (MEMS) cavity. The method for forming the cavity further includes forming at least one first vent hole of a first dimension which is sized to avoid or minimize material deposition on a beam structure during sealing processes. The method for forming the cavity further includes forming at least one second vent hole of a second dimension, larger than the first dimension.Type: GrantFiled: August 22, 2012Date of Patent: August 11, 2015Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, WISPRY, INC.Inventors: Jeffrey C. Maling, Anthony K. Stamper, Dana R. DeReus, Arthur S. Morris, III
-
Patent number: 9044200Abstract: A method involving forming a sacrificial layer on a working substrate; forming a first bio-compatible layer on the sacrificial layer such that the first bio-compatible layer adheres to the sacrificial layer, wherein the first bio-compatible layer defines a first side of a bio-compatible device; forming a conductive pattern on the first bio-compatible layer, the conductive pattern comprising a metal; mounting an electronic component to the conductive pattern; forming a self-assembled monolayer (SAM) on the conductive pattern by contacting the conductive pattern with a functionalized sulfur compound or a functionalized selenium compound; forming an adhesion layer on the SAM by contacting the SAM with an adhesion promoter; forming a second bio-compatible layer over the first bio-compatible layer, the electronic component, and the conductive pattern having the adhesion layer, wherein the second bio-compatible layer defines a second side of the bio-compatible device; and removing the sacrificial layer to release tType: GrantFiled: December 17, 2013Date of Patent: June 2, 2015Assignee: Google Inc.Inventors: Zenghe Liu, Jeffrey G. Linhardt
-
Publication number: 20150145107Abstract: A semiconductor device includes a semiconductor chip having a first main surface, a second main surface opposite to the first main surface, and a side wall surface. An electrical contact area is exposed at the side wall surface of the semiconductor chip. An electrically conducting layer covers at least partially the second main surface and the electrical contact area.Type: ApplicationFiled: November 26, 2013Publication date: May 28, 2015Inventor: Chee Yang Ng
-
Publication number: 20150147852Abstract: A vacuum carrier module includes a substrate having at least one hole and an edge region. There is at least one support on a top surface of the substrate. Further, a gel film is adhered to the edge region of the substrate. The at least one hole fluidly connects a reservoir located above the top surface of the substrate. A method of using a vacuum carrier module includes planarizing a gel film by passing an alignment material through a hole in a substrate to contact a first surface of the gel film, positioning at least one chip on a second surface of the gel film opposite the first surface. The method further includes encasing the at least one chip in a molding material and applying a vacuum to the first surface of the gel film.Type: ApplicationFiled: November 26, 2013Publication date: May 28, 2015Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tien-Yu HUANG, Chun-Hao TSENG, Ying-Hao KUO, Kuo-Chung YEE
-
Publication number: 20150145130Abstract: The present disclosure provides a semiconductor package includes a contact pad, a device external to the contact pad and a solder bump on the contact pad. The device has a conductive contact pad corresponding to the contact pad. The solder bump connects the contact pad with the conductive contact pad. The solder bump comprises a height from a top of the solder bump to the contact pad; and a width which is a widest dimension of the solder bump in a direction perpendicular to the height. A junction portion of the solder bump in proximity to the contact pad comprises an hourglass shape.Type: ApplicationFiled: November 25, 2013Publication date: May 28, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: HSIU-JEN LIN, WEN-HSIUNG LU, CHENG-TING CHEN, HSUAN-TING KUO, WEI-YU CHEN, MING-DA CHENG, CHUNG-SHI LIU
-
Patent number: 9040349Abstract: Methods and systems for a semiconductor device package with a die to interposer wafer first bond are disclosed and may include bonding a plurality of semiconductor die comprising electronic devices to an interposer wafer, and applying an underfill material between the die and the interposer wafer. A mold material may be applied to encapsulate the die. The interposer wafer may be thinned to expose through-silicon-vias (TSVs) and metal contacts may be applied to the exposed TSVs. The interposer wafer may be singulated to generate assemblies comprising the semiconductor die and an interposer die. The die may be placed on the interposer wafer utilizing an adhesive film. The interposer wafer may be singulated utilizing one or more of: a laser cutting process, reactive ion etching, a sawing technique, and a plasma etching process. The die may be bonded to the interposer wafer utilizing a mass reflow or a thermal compression process.Type: GrantFiled: November 15, 2012Date of Patent: May 26, 2015Assignee: Amkor Technology, Inc.Inventors: Michael G. Kelly, Ronald Patrick Huemoeller, Won Chul Do, David Jon Hiner
-
Patent number: 9040347Abstract: A fan-out high-density packaging method includes providing a packaging substrate, forming a stripping film on the packaging substrate, and forming a first protection layer on the stripping film and pre-designed photolithography pattern openings on the first protection layer. The method also includes forming a metal redistribution layer on the surface of the first protection layer and in the photolithography pattern openings, forming a second protection layer on the first protection layer and partially exposing the metal redistribution layer, and forming at least one package layer on the second protection layer. Each of at least one package layer includes a straight mounting layer, a sealant layer, and a wiring layer formed in sequence, and the package layer connects the metal redistribution layer through the wiring layer.Type: GrantFiled: March 22, 2012Date of Patent: May 26, 2015Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: Yujuan Tao, Lei Shi
-
Patent number: 9040408Abstract: Semiconductor package devices, such as wafer-level package semiconductor devices, are described that have pillars for providing electrical interconnectivity. In an implementation, the wafer-level package devices include an integrated circuit chip having at least one pillar formed over the integrated circuit chip. The pillar is configured to provide electrical interconnectivity with the integrated circuit chip. The wafer-level package device also includes an encapsulation structure configured to support the pillar.Type: GrantFiled: December 19, 2013Date of Patent: May 26, 2015Assignee: Maxim Integrated Products, Inc.Inventors: Tiao Zhou, Joseph W. Serpiello, Md. Kaysar Rahim, Yong L. Xu, Karthik Thambidurai, Viren Khandekar
-
Patent number: 9040357Abstract: A semiconductor package with connecting plate for internal connection comprise: a plurality of chips each having a plurality of contact areas on a top surface; one or more connecting plates having a plurality of electrically isolated connecting plate portions each connecting a contact area of the semiconductor chips. The method of making the semiconductor package includes the steps of connecting one or more connecting plates to a plurality of semiconductor chips, applying a molding material to encapsulate the chips and the connecting plates, separating a plurality of connecting plate portions of the connecting plates by shallow cutting through or by grinding.Type: GrantFiled: November 18, 2013Date of Patent: May 26, 2015Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Jun Lu, Kai Liu, Yan Xun Xue
-
Patent number: 9040346Abstract: In one embodiment, a semiconductor package includes a semiconductor chip having a first contact region on a first major surface and a second contact region on an opposite second major surface. The semiconductor chip is configured to regulate flow of a current from the first contact region to the second contact region. An encapsulant is disposed at the semiconductor chip. A first contact plug is disposed within the encapsulant and coupled to the first contact region. A second side conductive layer is disposed under the second major surface and coupled to the second contact region. A through via is disposed within the encapsulant and coupled to the second side conductive layer. The first contact plug and the through via form terminals above the first major surface for contacting the semiconductor package.Type: GrantFiled: May 3, 2012Date of Patent: May 26, 2015Assignee: Infineon Technologies AGInventors: Ivan Nikitin, Edward Fuergut
-
Patent number: 9040837Abstract: A wiring board includes a first multilayer wiring board having first conductive layers and having a surface, a second multilayer wiring board having second conductive layers and positioned such that the second multilayer wiring board has a surface facing the surface of the first multilayer wiring board, and an adhesive layer including an adhesive sheet and interposed between the first multilayer wiring board and the second multilayer wiring board such that the adhesive layer is adhering the first multilayer wiring board and the second multilayer wiring board. The first multilayer wiring board has a first pad on the surface of the first multilayer wiring board, the second multilayer wiring board has a second pad on the surface of the second multilayer wiring board, and the first pad and the second pad are positioned such that the first pad and the second pad face each other across the adhesive layer.Type: GrantFiled: October 31, 2012Date of Patent: May 26, 2015Assignee: IBIDEN CO., LTD.Inventors: Michimasa Takahashi, Teruyuki Ishihara
-
Publication number: 20150140736Abstract: A semiconductor device has a first semiconductor die and a first encapsulant deposited over the first semiconductor die. An interconnect structure is formed over the first semiconductor die and first encapsulant. A modular interconnect structure including a conductive via is disposed adjacent to the first semiconductor die. The first encapsulant is deposited over the modular interconnect structure. An opening is formed in the first encapsulant extending to the modular interconnect structure or to the interconnect structure. A second semiconductor die is disposed over the first semiconductor die. A bond wire is formed over the second semiconductor die and extends into the opening in the first encapsulant. A cap is formed over an active region of the second semiconductor die. A second encapsulant is deposited over the second semiconductor die and bond wire. Alternatively, a lid is formed over the second semiconductor die and bond wire.Type: ApplicationFiled: November 19, 2014Publication date: May 21, 2015Applicant: STATS CHIPPAC, LTD.Inventor: Rajendra D. Pendse
-
Publication number: 20150137384Abstract: Methods and systems for a semiconductor device with through-silicon via-less deep wells are disclosed and may include forming a mask pattern on a silicon carrier, etching wells in the silicon carrier, and forming metal contacts in the etched wells, wherein the metal contacts comprise a plurality of deposited metal layers. Redistribution layers may be formed on a subset of the contacts and a dielectric layer may be formed on the silicon carrier and formed redistribution layers. Vias may be formed through the dielectric layer to a second subset of the contacts and second redistribution layers may be formed on the dielectric layer. A semiconductor die may be electrically coupled to the second formed redistribution layers and formed vias. The semiconductor die and top surface of the dielectric layer may be encapsulated and the silicon carrier may be thinned to a thickness of the contacts or may be completely removed.Type: ApplicationFiled: November 19, 2013Publication date: May 21, 2015Applicant: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Michael G. Kelly, David Jon Hiner
-
Publication number: 20150137278Abstract: A semiconductor device package is assembled using a jig that alters the shape of gel material disposed in a cavity in the package. In one embodiment, a jig having a concave bottom surface is inserted onto uncured gel material disposed within a cavity in a housing of the package to change a top surface of the gel from having a concave shape to a convex shape. The gel is then cured with the jig in place. When the jig is subsequently removed, the cured gel retains the convex shape, which helps to avoid any bond wires from being exposed. The re-shaped gel material reduces internal stresses during thermal cycling and can therefore reduce permanent damage to the package otherwise resulting from such thermal cycling.Type: ApplicationFiled: November 21, 2013Publication date: May 21, 2015Inventors: Stanley Job Doraisamy, Soon Kang Chan, Soo Choong Chee
-
Publication number: 20150137339Abstract: Disclosed herein are a semiconductor package and a method of manufacturing the same. The semiconductor package includes: a substrate including a mounting electrode formed on both sides and a wiring; a plurality of first electronic devices mounted on the substrate; a second electronic devices mounted on the substrate; and a via through which the wiring of the substrate and the second electronic devices are connected.Type: ApplicationFiled: June 4, 2014Publication date: May 21, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Kyu Hwan OH, Do Jae YOO
-
Patent number: 9035473Abstract: Provided are a thin circuit device with show-through of thin metal wires prevented and a method of manufacturing the circuit device. A circuit device mainly includes: a substrate including a first substrate and second substrates; pads formed respectively on upper surfaces of the second substrates; a semiconductor element fixed on an upper surface of the first substrate; thin metal wires each connecting the semiconductor elements and a corresponding one of the pads; and a sealing resin with which the semiconductor element and the thin metal wires are covered, and which thereby seals the circuit device with the semiconductor element and the thin metal wires disposed therein. Furthermore, filler particles located in the uppermost portion of the sealing resin are covered with a resin material constituting the sealing resin.Type: GrantFiled: September 28, 2009Date of Patent: May 19, 2015Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Isao Nakazato, Shigeharu Yoshiba, Takashi Sekibata
-
Publication number: 20150129941Abstract: In various embodiments, a method for forming a device may be provided. The method may include forming a contact layer at least partially on a substrate. The method may also include forming a device structure adhered to the contact layer. In addition, the method may include depositing a transfer medium such that the device structure is at least partially covered by the transfer medium. The method may further include solidifying the transfer medium. The method may also include separating the contact layer, the device structure and the transfer medium from the substrate. The contact layer may have a greater adhesion to the device structure than to the substrate.Type: ApplicationFiled: May 14, 2013Publication date: May 14, 2015Inventors: Qing Zhang, Pingqi Gao
-
Patent number: 9029198Abstract: A method of fabricating a semiconductor package includes forming a plurality of terminals on a sheet carrier, molding the sheet carrier with a first molding compound, creating electrical paths for a first routing layer, plating the first routing layer, placing dice on the first routing layer, encapsulating the dice with a second molding compound, removing at least a portion of the sheet carrier, and singulating the package from other packages.Type: GrantFiled: March 26, 2013Date of Patent: May 12, 2015Assignee: UTAC Thai LimitedInventors: Saravuth Sirinorakul, Suebphong Yenrudee
-
Patent number: 9029205Abstract: A method for manufacture of an integrated circuit packaging system includes: mounting an integrated circuit, having a planar interconnect, over a carrier with the planar interconnect at a non-active side of the integrated circuit and an active side of the integrated circuit facing the carrier; connecting the integrated circuit and the carrier; connecting the planar interconnect and the carrier; and forming an encapsulation over the integrated circuit, the carrier, and the planar interconnect.Type: GrantFiled: March 7, 2011Date of Patent: May 12, 2015Assignee: STATS ChipPAC Ltd.Inventors: Reza Argenty Pagaila, Byung Tai Do, Heap Hoe Kuan
-
Patent number: 9029202Abstract: A semiconductor device package (100) includes a heat spreader (503) formed by depositing a first thin film layer (301) of a first metal on a top surface (150) of a die (110) and to exposed portions of a top surface of an encapsulant (208), depositing a second thin film layer (402) of a second metal on a top surface of the first thin film layer, and depositing a third layer (503) of a third metal on a top surface of the second thin film layer.Type: GrantFiled: May 28, 2013Date of Patent: May 12, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Weng Foong Yap, Jinbang Tang
-
Patent number: 9029195Abstract: A method of manufacturing a semiconductor device includes mounting at least one of a first semiconductor chip and a second semiconductor chip over a die pad of a leadframe, and inspecting a mounting position of at least one of the first semiconductor chip and the second semiconductor chip, wherein the leadframe includes first mark formed to the die pad, for indicating a first mounting region for the first semiconductor chip, and second mark formed to the die pad, for indicating a second mounting region for the second semiconductor chip, the first mark is different from the second mark, in at least either one of size and geometry, wherein, in the inspecting a mounting position of at least one of the first semiconductor chip and the second semiconductor chip, a mounting position of the first semiconductor chip is inspected when the first semiconductor chip is mounted.Type: GrantFiled: May 2, 2014Date of Patent: May 12, 2015Assignee: Renesas Electronics CorporationInventor: Kenji Nishikawa
-
Patent number: 9029194Abstract: A method of making an integrated circuit module starts with a top leadframe strip comprising a plurality of integrally connected top leadframes. A plurality of flipchip dies are mounted on the top leadframe strip with solder bumps of each flipchip bonded to predetermined pad portions on each of the top leadframes. The top leadframe strip is attached to a bottom leadframe strip. The bottom leadframe strip has a plurality of integrally connected bottom leadframes each having a central die attach pad (DAP) portion and a peripheral frame portion. A back face of each flipchip die contacts the DAP portion of each bottom leadframe. Lead portions of each top leadframe are attached to the peripheral frame portion of each bottom leadframe. The top leadframe strip is attached to the bottom leadframe strip with a back face of each flipchip die contacting the DAP portion of each bottom leadframe and with lead portions of each top leadframe attached to the peripheral frame portion of each bottom leadframe.Type: GrantFiled: May 1, 2014Date of Patent: May 12, 2015Assignee: Texas Instruments IncorporatedInventors: Lee Han Meng@Eugene Lee, Anis Fauzi bin Abdul Aziz, Susan Goh Geok Ling, Ng Swee Tiang
-
Publication number: 20150123257Abstract: Various packages and methods of forming packages are disclosed. In an embodiment, a package includes a hybrid encapsulant encapsulating a chip attached to a substrate. The hybrid encapsulant comprises a first molding compound and a second molding compound that has a different composition than the first molding compound. In another embodiment, a package includes an encapsulant encapsulating a chip attached to a substrate. A surface of the chip is exposed through the encapsulant. The encapsulant comprises a recess in a surface of a first molding compound proximate the surface of the chip. A thermal interface material is on the surface of the chip and in the recess, and a lid is attached to the thermal interface material.Type: ApplicationFiled: January 12, 2015Publication date: May 7, 2015Inventors: Wen-Yi Lin, Kuo-Chuan Liu, Po-Yao Lin, Cheng-Yi Hong, Ming-Chih Yew
-
Publication number: 20150125999Abstract: Provided are apparatuses configured to attach a solder ball, methods of attaching a solder ball, and methods of fabricating a semiconductor package including the same. An apparatus configured to attach a solder ball includes a chuck configured to receive a package substrate on which solder balls are provided; a shielding mask configured to shield the package substrate and including holes configured to expose the solder balls; and a heater configured to melt the solder balls exposed through the holes.Type: ApplicationFiled: August 28, 2014Publication date: May 7, 2015Inventors: Seokhyun LEE, Jaegwon JANG, Chul-Yong JANG
-
Patent number: 9024427Abstract: A three dimensional package includes a substrate having a columnar part including a sidewall, and stairs or steps arranged along the sidewall of the columnar part in the form of multiple helixes twisted around the columnar part. Semiconductor integrated circuits (IC dies) are attached on one or both of the supporting surfaces of the stairs. The columnar part, the stairs and the IC dies can be encapsulated with a mold compound.Type: GrantFiled: February 11, 2014Date of Patent: May 5, 2015Assignee: Freescale Semiconductor. IncInventors: Huan Wang, Aipeng Shu, Shu An Yao
-
Patent number: 9023266Abstract: A system and method for a semiconductor molding chamber is disclosed. An embodiment comprises a top molding portion and a bottom molding portion that form a cavity between them into which a semiconductor wafer is placed. The semiconductor molding chamber has a first set of vacuum tubes which hold and fix the position of the semiconductor wafer and a second set of vacuum tubes which evacuate the cavity of extraneous ambient gasses. The encapsulant may then be placed over the semiconductor wafer in order to encapsulate the semiconductor wafer.Type: GrantFiled: August 8, 2013Date of Patent: May 5, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Wen-Chih Chiou, Shin-Puu Jeng, Chen-Hua Yu
-
Patent number: 9022773Abstract: A device and method for manufacturing integrated circuit packaging using a mold plunger with position compensation in a manufacturing setting. In an embodiment, a compensating mold plunger, which may be used during the manufacture of an integrated circuit package, engages a die set on a carrier and within a bushing. This may be done to inject a mold compound on top of the die/carrier. If the bushing that is housing the die/carrier tandem is misaligned with the plunger in any lateral direction, the amount of pressure may be compromised. A compensating mold plunger includes a flexible portion that allows for the head of the plunger to properly engage the die/carrier despite any possible misalignments. Further, different die/carrier combinations may also be used with a compensating mold plunger because the pressure and force applied may be uniform inside a bushing despite the contents of the bushing.Type: GrantFiled: December 29, 2011Date of Patent: May 5, 2015Assignee: STMicroelectronics, Inc.Inventors: Aaron Cadag, BernieChrisanto Ang, Richard Laylo
-
Publication number: 20150115432Abstract: A heat transportation mechanism that is thermally conductive, but not electrically conductive, is provided so as to permit transportation of heat generated by a semiconductor device die to the exterior of a semiconductor device package. Embodiments can use a thermally conductive polymer structure, added to the package mold compound, to transport heat through the mold compound. The thermally conductive polymer structure can be fixed to the semiconductor device die prior to molding or can be included in an overmolding compound slug prior to performing the overmolding process. Flexibility of placement of the thermally conductive polymer structure is provided by using dielectric compounds.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Inventor: CHRISTOPHER W. ARGENTO
-
Publication number: 20150115456Abstract: A method of manufacturing a semiconductor chip comprising placing a plurality of die units each having an active front surface and a back surface facing front surface up on an encapsulant layer, encapsulating the plurality of die units on the active surface of the encapsulant layer with an encapsulant covering a front surface and four side surfaces of each of the plurality of die units, and exposing, through the encapsulation on the front surface, conductive interconnects electrically connecting a die bond pad to a redistribution layer.Type: ApplicationFiled: December 29, 2014Publication date: April 30, 2015Inventor: Christopher M. Scanlan
-
Publication number: 20150115315Abstract: A three terminal high voltage Darlington bipolar transistor power switching device includes two high voltage bipolar transistors, with collectors connected together serving as the collector terminal. The base of the first high voltage bipolar transistor serves as the base terminal. The emitter of the first high voltage bipolar transistor connects to the base of the second high voltage bipolar transistor (inner base), and the emitter of the second high voltage bipolar transistor serves as the emitter terminal. A diode has its anode connected to the inner base (emitter of the first high voltage bipolar transistor, or base of the second high voltage bipolar transistor), and its cathode connected to the base terminal. Similarly, a three terminal hybrid MOSFET/bipolar high voltage switching device can be formed by replacing the first high voltage bipolar transistor of the previous switching device by a high voltage MOSFET.Type: ApplicationFiled: October 28, 2013Publication date: April 30, 2015Applicant: Mosway Semiconductor LimitedInventors: Chiu-Sing Celement Tse, On-Bon Peter Chan, Chi-Keung Tang
-
Publication number: 20150115270Abstract: An encapsulated sensors and methods of manufacture are disclosed herein. The method includes forming an amorphous or polycrystalline material in contact with a layer of seed material. The method further includes forming an expansion space for the amorphous or polycrystalline material. The method further includes forming an encapsulation structure about the amorphous or polycrystalline material. The method further includes crystallizing the amorphous or polycrystalline material by a thermal anneal process such that the amorphous or polycrystalline material expands within the expansion space.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John J. ELLIS-MONAGHAN, Jeffrey P. GAMBINO, Mark D. JAFFE, William J. MURPHY, Kirk D. PETERSON, Steven M. SHANK
-
Publication number: 20150118802Abstract: A mold die includes a side wall forming a hollow cavity and opposing first and second axial ends. The side wall has first and second openings respectively at the first and second axial ends. Each of the first and second openings accesses the hollow cavity. A main wall is coupled to the side wall at the first end thereof and spans the first opening. A center of the main wall is aligned with a longitudinal axis of the side wall. The main wall defines a plane oriented generally perpendicularly with respect to the longitudinal axis of the side wall. First and second gates are formed through the main wall to access the hollow cavity. The first and second gates define a first line lying in the plane of the main wall. The center of the main wall is located on the first line between the first and second gates.Type: ApplicationFiled: August 21, 2014Publication date: April 30, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Boon Yew Low, Teck Beng Lau, Seng Kiong Teng, Shufeng Zhao
-
Patent number: 9018744Abstract: A semiconductor device comprises a carrier. Further, the semiconductor devices comprises a semiconductor chip comprising a first main surface and a second main surface opposite to the first main surface, wherein a first electrode is arranged on the first main surface and the semiconductor chip is mounted on the carrier with the second main surface facing the carrier. Further, an encapsulation body embedding the semiconductor chip is provided. The semiconductor device further comprises a contact clip, wherein the contact clip is an integral part having a bond portion bonded to the first electrode and having a terminal portion forming an external terminal of the semiconductor device.Type: GrantFiled: September 25, 2012Date of Patent: April 28, 2015Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer, Khalil Hosseini
-
Patent number: 9018749Abstract: Described herein is a stacked package using laser direct structuring. The stacked package includes a die attached to a substrate. The die is encapsulated with a laser direct structuring mold material. The laser direct structuring mold material is laser activated to form circuit traces on the top and side surfaces of the laser direct structuring mold material. The circuit traces then undergo metallization. A package is then attached to the metalized circuit traces and is electrically connected to the substrate via the metalized circuit traces.Type: GrantFiled: January 2, 2014Date of Patent: April 28, 2015Assignee: Flextronics AP, LLCInventors: Samuel Tam, Bryan Lee Sik Pong, Dick Pang
-
Patent number: 9018040Abstract: A method including a printed circuit board electrically coupled to a bottom of a laminate substrate, the laminate substrate having an opening extending through the entire thickness of the laminate substrate, a main die electrically coupled to a top of the laminate substrate, a die stack electrically coupled to a bottom of the main die, the die stack including one or more chips stacked vertically and electrically coupled to one another, the die stack extending into the opening of the laminate substrate, and an interposer positioned between and electrically coupled to a topmost chip and the printed circuit board, the interposer providing an electrical path from the printed circuit board to the topmost chip of the die stack.Type: GrantFiled: September 30, 2013Date of Patent: April 28, 2015Assignee: International Business Machines CorporationInventors: Mark C. Lamorey, Janak G. Patel, Peter Slota, Jr., David B. Stone