Making Device Array And Selectively Interconnecting Patents (Class 438/128)
-
Patent number: 8367482Abstract: Methods for fabricating contacts of semiconductor device structures include forming a dielectric layer over a semiconductor substrate with active-device regions spaced at a first pitch, forming a first plurality of substantially in-line apertures over every second active-device region of the active-device regions, and forming a second plurality of substantially in-line apertures laterally offset from apertures of the first plurality over active-device regions over which apertures of the first plurality are not located. Methods for designing semiconductor device structures include forming at least two laterally offset sets of contacts over a substrate including active-device regions at a first pitch, the contacts being formed at a second pitch that is about twice the first pitch.Type: GrantFiled: May 23, 2011Date of Patent: February 5, 2013Assignee: Micron Technology, Inc.Inventors: John K. Lee, Hyuntae Kim, Richard L. Stocks, Luan Tran
-
Publication number: 20130026466Abstract: An embodiment of a testing architecture of integrated circuits on a wafer is described of the type including at least one first circuit of a structure TEG realized in a scribe line providing separation between at least one first and one second integrated circuit. The architecture includes at least one pad shared by a second circuit inside at least one of these first and second integrated circuit and the first circuit, as well as a switching circuitry coupled to the at least one pad and to these first and second circuits.Type: ApplicationFiled: July 20, 2012Publication date: January 31, 2013Applicant: STMICROELECTRONICS S.R.L.Inventor: Alberto PAGANI
-
Publication number: 20130026572Abstract: A finFET block architecture suitable for use of a standard cell library, is based on an arrangement including a first set of semiconductor fins in a first region of the substrate having a first conductivity type, and a second set of semiconductor fins in a second region of the substrate, the second region having a second conductivity type. A patterned gate conductor layer including gate traces in the first and second regions, arranged over channel regions of the first and second sets of semiconductor fins is used for transistor gates. Patterned conductor layers over the gate conductor layer are arranged in orthogonal layout patterns, and can include a plurality of floating power buses over the fins in the first and second regions.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: Synopsy, Inc.Inventors: JAMIL KAWA, Victor Moroz, Deepak Sherlekar
-
Publication number: 20130026571Abstract: A finFET block architecture includes a first set of semiconductor fins having a first conductivity type, and a second set of semiconductor fins having a second conductivity type. An inter-block insulator is placed between outer fins of the first and second sets. A patterned gate conductor layer includes a first plurality of gate traces extending across the set of fins in the first block without crossing the inter-block insulator, and a second plurality of gate traces extending across the set of fins in the second block without crossing the inter-block insulator. Patterned conductor layers over the gate conductor layer are arranged in orthogonal layout patterns, and include an inter-block connector arranged to connect gate traces in the first and second blocks.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: Synopsys, Inc.Inventors: JAMIL KAWA, VICTOR MOROZ, DEEPAK SHERLEKAR
-
Publication number: 20130028023Abstract: Some embodiments include apparatus and methods having memory cells located in different device levels of a device, at least a portion of a transistor located in a substrate of the device, and a data line coupled to the transistor and the memory cells. The data line can be located between the transistor and the memory cells. Other embodiments including additional apparatus and methods are described.Type: ApplicationFiled: July 27, 2011Publication date: January 31, 2013Inventor: Toru Tanzawa
-
Publication number: 20130027079Abstract: Providing for a field programmable gate array (FPGA) utilizing resistive random access memory (RRAM) technology is described herein. By way of example, the FPGA can comprise a switching block interconnect having parallel signal input lines crossed by perpendicular signal output lines. RRAM memory cells can be formed at respective intersections of the signal input lines and signal output lines. The RRAM memory cell can include a voltage divider comprising multiple programmable resistive elements arranged electrically in series across a VCC and VSS of the FPGA. A common node of the voltage divider drives a gate of a pass gate transistor configured to activate or deactivate the intersection. The disclosed RRAM memory can provide high transistor density, high logic utilization, fast programming speed, radiation immunity, fast power up and significant benefits for FPGA technology.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: CROSSBAR, INC.Inventors: Hagop Nazarian, Sang Thanh Nguyen, Tanmay Kumar
-
Patent number: 8361268Abstract: A method of transferring a device includes the steps of: arranging a first substrate, on which a device is provided with a release layer having a planar shape equal to or smaller than the device interposed therebetween, and a second substrate, on which an adhesive layer is provided, so as to be spaced from and opposite each other in a state where the device and the adhesive layer face each other; and irradiating a laser beam having an irradiation area larger than the base area of the release layer onto the entire surface of the release layer from the first substrate side so as to ablate the release layer, to separate the device from the first substrate, and to transfer the device on the second substrate.Type: GrantFiled: March 25, 2010Date of Patent: January 29, 2013Assignee: Sony CorporationInventors: Takeshi Mizuno, Katsuhiro Tomoda, Toyoharu Oohata
-
Patent number: 8358671Abstract: Processing a workpiece with a laser includes generating laser pulses at a first pulse repetition frequency. The first pulse repetition frequency provides reference timing for coordination of a beam positioning system and one or more cooperating beam position compensation elements to align beam delivery coordinates relative to the workpiece. The method also includes, at a second pulse repetition frequency that is lower than the first pulse repetition frequency, selectively amplifying a subset of the laser pulses. The selection of the laser pulses included in the subset is based on the first pulse repetition frequency and position data received from the beam positioning system. The method further includes adjusting the beam delivery coordinates using the one or more cooperating beam position compensation elements so as to direct the amplified laser pulses to selected targets on the workpiece.Type: GrantFiled: July 19, 2011Date of Patent: January 22, 2013Assignee: Electro Scientific Industries, Inc.Inventors: Brian W. Baird, Kelly J. Bruland, Clint R. Vandergiessen, Mark A. Unrath, Brady Nilsen, Steve Swaringen
-
Publication number: 20130015882Abstract: Method and apparatus for voltage level shifters (VLS) design in bulk CMOS technology. A multi-voltage circuit or VLS that operate with different voltage levels and that provides area and power savings for multi-bit implementation of level shifter design. A two-bit VLS to shift bits from a first voltage level logic to a second voltage level logic. The VLS formed with a first N-well in a substrate. The VLS formed with a second N-well in the substrate, adjacent to a side of the first N-well. The VLS formed with a third N-well in the substrate, adjacent to a side of the first N-well and opposite the second N-well. A first one-bit VLS circuit having a portion formed on the first N-well and a portion formed on the second N-well. A second bit VLS circuit having a portion formed on the first N-well and a portion formed on the third N-well.Type: ApplicationFiled: July 12, 2011Publication date: January 17, 2013Applicant: QUALCOMM INCORPORATEDInventors: Animesh Datta, William James Goodall, III
-
Patent number: 8349662Abstract: An integrated circuit device (e.g., a logic device or a memory device) having (i) a memory cell array which includes a plurality of memory cells (for example, memory cells having electrically floating body transistors) arranged in a matrix of rows and columns, wherein each memory cell includes at least one transistor having a gate, gate dielectric and first, second and body regions, wherein: (i) the gate and gate dielectric are disposed on or above the first semiconductor layer that is disposed on or above an insulating layer or region, (ii) the body region of each transistor is electrically floating, (iii) the transistors of adjacent memory cells include a layout that provides a common first region, and (iv) the first regions of the transistors are comprised of a semiconductor material which is different from the material of the first semiconductor layer. Also disclosed are inventive methods of manufacturing, for example, such integrated circuit devices.Type: GrantFiled: December 11, 2008Date of Patent: January 8, 2013Assignee: Micron Technology, Inc.Inventor: Danngis Liu
-
Publication number: 20130003437Abstract: A multi-layer cross-point memory array comprises one or more word line (WL) layers, one or more bit line (BL) layers interleaved with the one or more WL layers, and a plurality of memory layers, each memory layer disposed between an adjacent WL layer and an adjacent BL layer, and each memory layer including memory elements configured between cross-points of WLs and BLs of the adjacent WL and BL layers. Memory elements in successive memory layers of the memory array are configured with opposing orientations, so that half-selected memory elements arising during times when data operations are being performed on selected memory elements in the memory array are subjected to stress voltages of a polarity of which they are least susceptible to being disturbed. The memory elements can be discrete re-writeable non-volatile two-terminal memory elements that are fabricated as part of a BEOL fabrication process used to fabricate the memory array.Type: ApplicationFiled: June 28, 2011Publication date: January 3, 2013Applicant: UNITY SEMICONDUCTOR CORPORATIONInventor: Chang Hua Siau
-
Publication number: 20120329215Abstract: Some embodiments include methods of forming memory arrays. A stack of semiconductor material plates may be patterned to subdivide the plates into pieces. Electrically conductive tiers may be formed along sidewall edges of the pieces. The pieces may then be patterned into an array of wires, with the array having vertical columns and horizontal rows. Individual wires may have first ends joining to the electrically conductive tiers, may have second ends in opposing relation to the first ends, and may have intermediate regions between the first and second ends. Gate material may be formed along the intermediate regions. Memory cell structures may be formed at the second ends of the wires. A plurality of vertically-extending electrical interconnects may be connected to the wires through the memory cell structures, with individual vertically-extending electrical interconnects being along individual columns of the array. Some embodiments include memory arrays incorporated into integrated circuitry.Type: ApplicationFiled: September 7, 2012Publication date: December 27, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh D. Tang, Janos Fucsko
-
Patent number: 8338237Abstract: The invention provides a method for forming thin film transistors including a polycrystalline semiconducting film. The method comprises depositing a first layer of amorphous semiconducting thin film on to a substrate; depositing a second layer of thin film on to the first layer of amorphous semiconducting thin film; patterning the second layer of thin film so that the first layer of amorphous semiconducting thin film is exposed at selected locations; exposing the first and second layers of thin film to a nickel containing compound in either a solution or a vapor phase ; removing the second layer of thin film; and annealing the first layer of amorphous semiconducting thin film at an elevated temperature so the first layer of amorphous semiconducting thin film converts into a polycrystalline semiconducting thin film.Type: GrantFiled: July 22, 2010Date of Patent: December 25, 2012Assignee: Hong Kong University of Science and TechnologyInventors: Hoi Sing Kwok, Man Wong, Zhiguo Meng, Shuyun Zhao, Chunya Wu
-
Patent number: 8338746Abstract: A set (50) of laser pulses (52) is employed to sever a conductive link (22) in a memory or other IC chip. The duration of the set (50) is preferably shorter than 1,000 ns; and the pulse width of each laser pulse (52) within the set (50) is preferably within a range of about 0.1 ps to 30 ns. The set (50) can be treated as a single “pulse” by conventional laser positioning systems (62) to perform on-the-fly link removal without stopping whenever the laser system (60) fires a set (50) of laser pulses (52) at each link (22). Conventional IR wavelengths or their harmonics can be employed.Type: GrantFiled: February 12, 2010Date of Patent: December 25, 2012Assignee: Electro Scientific Industries, Inc.Inventors: Yunlong Sun, Edward J. Swenson, Richard S. Harris
-
Patent number: 8338812Abstract: Variable-resistance memory material cells are contacted by vertical bottom spacer electrodes. Variable-resistance material memory spacer cells are contacted along the edge by electrodes. Processes include the formation of the bottom spacer electrodes as well as the variable-resistance material memory spacer cells. Devices include the variable-resistance memory cells.Type: GrantFiled: January 16, 2008Date of Patent: December 25, 2012Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8339849Abstract: Provided is a semiconductor device comprising: a plurality of bit line patterns; a plurality of pad patterns that are respectively connected to the plurality of bit line patterns; and at least one contact that is formed on each of the plurality of pad patterns, wherein the pitch of the plurality of pad patterns is greater than the pitch of the plurality of bit line patterns. The bit line patterns may be formed using a double patterning technology (DPT).Type: GrantFiled: July 7, 2009Date of Patent: December 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Pan-suk Kwak, Doo-youl Lee
-
Patent number: 8338225Abstract: A memory cell structure and method to form such structure. The method partially comprised of forming a via within an oxidizing layer, over the center of a bottom electrode. The method includes depositing a via spacer along the sidewalls of the via and oxidizing the via spacer. The via spacer being comprised of a material having a Pilling-Bedworth ratio of at least one and one-half and is an insulator when oxidized. The via area is reduced by expansion of the via spacer during the oxidation. Alternatively, the method is partially comprised of forming a via within a first layer, over the center of the bottom electrode. The first layer has a Pilling-Bedworth ratio of at least one and one-half and is an insulator when oxidized. The method also includes oxidizing at least a portion of the sidewalls of the via in the first layer.Type: GrantFiled: January 16, 2012Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Eric A. Joseph, Chung H. Lam, Alejandro G. Schrott, Yu Zhu
-
Patent number: 8330261Abstract: In general, the invention relates to manufacturing a wafer. The method includes manufacturing a wafer that includes a front side and a back side, thinning the wafer down to a thickness suitable for an intended operation of the wafer, polarizing the substrate wafer from the back side, and cutting the wafer. The wafer is polarized such that an attempt to thin the wafer from the backside results in at least one selected from a group consisting of destruction of the wafer and damage to the wafer.Type: GrantFiled: February 7, 2006Date of Patent: December 11, 2012Assignee: Gemalto SAInventor: Michel Thill
-
Patent number: 8329512Abstract: A method of making a device includes forming a first photoresist layer over a sacrificial layer, patterning the first photoresist layer to form first photoresist features, rendering the first photoresist features insoluble to a solvent, forming a second photoresist layer over the first photoresist features, patterning the second photoresist layer to form second photoresist features, forming a spacer layer over the first and second photoresist features, etching the spacer layer to form spacer features and to expose the first and second photoresist features, forming third photoresist features between the spacer features, removing the spacer features, and patterning the sacrificial layer using the first, second and third photoresist features as a mask to form sacrificial features.Type: GrantFiled: May 3, 2012Date of Patent: December 11, 2012Assignee: SanDisk 3D LLCInventors: Natalie Nguyen, Paul Wai Kie Poon, Steven J. Radigan, Michael Konevecki, Yung-Tin Chen, Raghuveer Makala, Vance Dunton
-
Publication number: 20120307550Abstract: A solid-state memory in which each memory cell is constructed of complementary metal-oxide-semiconductor (CMOS) inverters implemented with dual stress liner (DSL) technology. Each memory cell includes a pair of cross-coupled CMOS inverters, and corresponding pass gates for coupling the cross-coupled storage nodes to first and second bit lines. Asymmetry is incorporated into each memory cell by constructing one of the inverter transistors or the pass-gate transistor using the stress liner with opposite stress characteristics from its opposing counterpart. For example, both of the p-channel load transistors and one of the n-channel driver transistors in each memory cell may be constructed with a compressive nitride liner layer while the other driver transistor is constructed with a tensile nitride liner layer.Type: ApplicationFiled: June 6, 2011Publication date: December 6, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Shaofeng Yu, Wah Kit Loh
-
Patent number: 8324039Abstract: In sophisticated SOI devices, the thickness of the active semiconductor layer in the N-channel transistor may be reduced compared to the P-channel transistor for a given transistor configuration, thereby obtaining a significant increase in performance of the N-channel transistor without negatively affecting performance of the P-channel transistor.Type: GrantFiled: May 10, 2010Date of Patent: December 4, 2012Assignee: Globalfoundries Inc.Inventor: Uwe Griebenow
-
Patent number: 8325529Abstract: Bit line connections for non-volatile storage devices and methods for fabricating the same are disclosed. At least two different types of bit line connections may be used between memory cells and bit lines. The different types of bit line connections may be structurally different from each other as follows. One type of bit line connection may include a metal pad between an upper via and lower via. Another type of bit line connection may include an upper via and lower via, but does not include the metal pad. Three rows of bit line connections may be used to relax the pitch. For example, two rows of bit line connections on the outside may have the metal pad, whereas bit line connections in the middle row do not have the metal pad.Type: GrantFiled: June 10, 2010Date of Patent: December 4, 2012Assignee: SanDisk Technologies Inc.Inventors: Chen-Che Huang, Chun-Ming Wang, Masaaki Higashitani
-
Publication number: 20120302013Abstract: An integrated circuit containing logic transistors and an array of SRAM cells in which the logic transistors are formed in semiconductor material with one crystal orientation and the SRAM cells are formed in a second semiconductor layer with another crystal orientation. A process of forming an integrated circuit containing logic transistors and an array of SRAM cells in which the logic transistors are formed in a top semiconductor layer with one crystal orientation and the SRAM cells are formed in an epitaxial semiconductor layer with another crystal orientation. A process of forming an integrated circuit containing logic transistors and an array of SRAM cells in which the SRAM cells are formed in a top semiconductor layer with one crystal orientation and the logic transistors are formed in an epitaxial semiconductor layer with another crystal orientation.Type: ApplicationFiled: August 9, 2012Publication date: November 29, 2012Applicant: Texas Instruments IncorporatedInventor: Theodore W. Houston
-
Patent number: 8318566Abstract: Devices and methods for isolating adjacent charge accumulation layers in a semiconductor device are disclosed. In one embodiment, a semiconductor device comprises a bit line formed in a semiconductor substrate, a charge accumulation layer formed on the semiconductor substrate, a word line formed on the charge accumulation layer across the bit line, and a channel region formed in the semiconductor substrate below the word line and between the bit line and its adjacent bit line. For the semiconductor device, the charge accumulation layer is formed above the channel region in a widthwise direction of the word line, and a width of the word line is set to be narrower than a distance between an end of the channel region and a central part of the channel region in a lengthwise direction of the word line.Type: GrantFiled: June 8, 2011Date of Patent: November 27, 2012Assignee: Spansion LLCInventors: Fumihiko Inoue, Haruki Souma, Yukio Hayakawa
-
Patent number: 8315064Abstract: An apparatus for detecting pattern alignment error includes a first conductive pattern disposed over a first insulation member with a power source applied of the first conductive pattern; a second insulation member for covering the first conductive pattern; a second conductive pattern disposed on the second insulation member; a conductive via connected to the second conductive pattern and passing through the second insulation member; and an insulation pattern disposed in the first conductive pattern for detecting an alignment error in response to a position of the conductive via. The apparatus for detecting pattern alignment error can detect the alignment of lower wiring in a device with multi-layer wiring.Type: GrantFiled: May 2, 2011Date of Patent: November 20, 2012Assignee: Hynix Semiconductor Inc.Inventor: Jeong Hyun Park
-
Publication number: 20120286331Abstract: Integrated circuit (5) includes substrate (10) with surface (20) and structure (30) including base levels (45.i, 45.(i+1)), terminating cells (48, 49), and block (40) of standard cells arranged in rows (42.i, 42.(i+1)), and another type of block (60) outside block (40). Standard cells at at least two edges of block (40) have the following protections: (1) block (60) has strip of separation (41.j) having at least a minimum width from the edges of block (40), and protected by one of the following: (2) terminating cells (48, 49) reduce context effect and some terminating cells (48) are placed at i least one end of rows (42.i, 42.(i+1)) of standard cells within first-named block (40), and (3) the terminating cells (48, 49) reduce context effect and some terminating cells (49) are at one end of a column of standard cells within block (40). Other structures, devices, and processes are also disclosed.Type: ApplicationFiled: April 24, 2012Publication date: November 15, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Thomas J. Aton, Roger Mark Terry, Robert L. Pitts
-
Patent number: 8309416Abstract: A semiconductor device with reduced resistance of a buried bit line, and a method for fabricating the same. The method for fabricating a semiconductor device includes etching a semiconductor substrate to form a plurality of active regions which are separated from one another by trenches formed in between, forming a side contact on a sidewall of each active region, and forming metal bit lines, each filling a portion of a respective trench and connected to the side contact.Type: GrantFiled: December 30, 2009Date of Patent: November 13, 2012Assignee: Hynix Semiconductor Inc.Inventors: Eun-Shil Park, Yong-Seok Eun, Kee-Jeung Lee, Min-Soo Kim
-
Patent number: 8304297Abstract: An active matrix substrate includes base substrate, gate lines, data lines, thin-film transistors and pixel electrodes. The gate lines are formed on the base substrate. The data lines are formed over the gate lines. Each of the data lines crosses all of the gate lines with an insulating film interposed therebetween. The thin-film transistors are formed over the base substrate. Each of the thin-film transistors is associated with one of the gate lines and operates responsive to a signal on the associated gate line. Each of the pixel electrodes is associated with one of the data lines and one of the thin-film transistors and is electrically connectable to the associated data line by way of the associated thin-film transistor. Each of the pixel electrodes and the associated thin-film transistor are connected together by way of a conductive member.Type: GrantFiled: August 31, 2010Date of Patent: November 6, 2012Assignee: Sharp Kabushiki KaishaInventors: Yoshihiro Okada, Yuichi Saito, Shinya Yamakawa, Atsushi Ban, Masaya Okamoto, Hiroyuki Ohgami
-
Patent number: 8293575Abstract: The reliability of a semiconductor device is improved. A sealing resin (sealed body) is formed between a sub-substrate (first base member) and a base substrate (second base member) that are provided individually and distinctly to be integrated therewith, and then, the sub-substrate is electrically coupled to the second base member. As a means for electrically coupling the sub-substrate to the base substrate, lands (first lands) formed on the sub-substrate and lands (second lands) formed on the base substrate are disposed such that the respective positions thereof are aligned. After through holes are formed from the lands of the sub-substrate toward the lands of the base substrate, a solder member (conductive member) is formed in each of the through holes.Type: GrantFiled: July 13, 2010Date of Patent: October 23, 2012Assignee: Renesas Electronics CorporationInventors: Tatsuya Hirai, Tomoaki Hashimoto, Takashi Kikuchi, Masatoshi Yasunaga, Michiaki Sugiyama
-
Patent number: 8293566Abstract: An infrared focal plane array (FPA) is disclosed which utilizes a strained-layer superlattice (SLS) formed of alternating layers of InAs and InxGa1-xSb with 0?x?0.5 epitaxially grown on a GaSb substrate. The FPA avoids the use of a mesa structure to isolate each photodetector element and instead uses impurity-doped regions formed in or about each photodetector for electrical isolation. This results in a substantially-planar structure in which the SLS is unbroken across the entire width of a 2-D array of the photodetector elements which are capped with an epitaxially-grown passivation layer to reduce or eliminate surface recombination. The FPA has applications for use in the wavelength range of 3-25 ?m.Type: GrantFiled: June 15, 2010Date of Patent: October 23, 2012Assignee: Sandia CorporationInventors: Jin K. Kim, Malcolm S. Carroll, Aaron Gin, Phillip F. Marsh, Erik W. Young, Michael J. Cich
-
Publication number: 20120261722Abstract: A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The stack has a primary portion and an end portion. At least some of the features extend farther in the horizontal direction in the end portion moving deeper into the stack in the end portion. Operative structures are formed vertically through the features in the primary portion and dummy structures are formed vertically through the features in the end portion. Horizontally elongated openings are formed through the features to form horizontally elongated and vertically overlapping lines from material of the features. The lines individually extend from the primary portion into the end portion, and individually laterally about sides of vertically extending portions of both the operative structures and the dummy structures.Type: ApplicationFiled: April 12, 2011Publication date: October 18, 2012Inventors: Sanh D. Tang, Roger W. Lindsay, Krishna K. Parat
-
Publication number: 20120262973Abstract: An array of nonvolatile memory cells includes a plurality of vertically stacked tiers of nonvolatile memory cells. The tiers individually include a first plurality of horizontally oriented first electrode lines and a second plurality of horizontally oriented second electrode lines crossing relative to the first electrode lines. Individual of the memory cells include a crossing one of the first electrode lines and one of the second electrode lines and material there-between. Specifically, programmable material, a select device in series with the programmable material, and current conductive material in series between and with the programmable material and the select device are provided in series with such crossing ones of the first and second electrode lines. The material and devices may be oriented for predominant current flow in defined horizontal and vertical directions. Method and other implementations and aspects are disclosed.Type: ApplicationFiled: April 15, 2011Publication date: October 18, 2012Inventor: Jun Liu
-
Patent number: 8288212Abstract: A method of fabricating a pixel structure of a thin film transistor liquid crystal display is provided. A transparent conductive layer and a first metallic layer are sequentially formed over a substrate. The first metallic layer and the transparent conductive layer are patterned to form a gate pattern and a pixel electrode pattern. A gate insulating layer and a semiconductor layer are sequentially formed over the substrate. A patterning process is performed to remove the first metallic layer in the pixel electrode pattern while remaining the gate insulating layer and the semiconductor layer over the gate pattern. A second metallic layer is formed over the substrate. The second metallic layer is patterned to form a source/drain pattern over the semiconductor layer. A passivation layer is formed over the substrate and then the passivation layer is patterned to expose the transparent conductive layer in the pixel electrode pattern.Type: GrantFiled: March 15, 2011Date of Patent: October 16, 2012Assignee: Au Optronics CorporationInventors: Mao-Tsun Huang, Tzufong Huang
-
Patent number: 8288213Abstract: Some embodiments include methods of forming memory arrays. A stack of semiconductor material plates may be patterned to subdivide the plates into pieces. Electrically conductive tiers may be formed along sidewall edges of the pieces. The pieces may then be patterned into an array of wires, with the array having vertical columns and horizontal rows. Individual wires may have first ends joining to the electrically conductive tiers, may have second ends in opposing relation to the first ends, and may have intermediate regions between the first and second ends. Gate material may be formed along the intermediate regions. Memory cell structures may be formed at the second ends of the wires. A plurality of vertically-extending electrical interconnects may be connected to the wires through the memory cell structures, with individual vertically-extending electrical interconnects being along individual columns of the array. Some embodiments include memory arrays incorporated into integrated circuitry.Type: GrantFiled: March 13, 2012Date of Patent: October 16, 2012Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Janos Fucsko
-
Publication number: 20120258574Abstract: A memory device includes a first bit line coupled to a first source/drain region of a first multiplexer gate, a second bit line coupled to a first source/drain region of a second multiplexer gate, and a sensing device having an input coupled to a second source/drain region of the first multiplexer gate and a second source/drain region of the second multiplexer gate. The input of the sensing device is formed at a vertical level that is different than a vertical level at which at least one of the first and second bit lines is formed.Type: ApplicationFiled: June 13, 2012Publication date: October 11, 2012Inventors: Akira GODA, Seiichi Aritome
-
Publication number: 20120248504Abstract: An array of vertically stacked tiers of memory cells includes a plurality of horizontally oriented access lines within individual tiers of memory cells and a plurality of horizontally oriented global sense lines elevationally outward of the tiers. A plurality of select transistors is elevationally inward of the tiers. A plurality of pairs of local first and second vertical lines extends through the tiers. The local first vertical line within individual of the pairs is in conductive connection with one of the global sense lines and in conductive connection with one of the two source/drain regions of one of the select transistors. The local second vertical line within individual of the pairs is in conductive connection with another of the two source/drain regions of the one select transistor. Individual of the memory cells include a crossing one of the local second vertical lines and one of the horizontal access lines and programmable material there-between.Type: ApplicationFiled: March 29, 2011Publication date: October 4, 2012Inventor: Zengtao T. Liu
-
Patent number: 8278661Abstract: A display device and a manufacturing method thereof, include a first thin film transistor including a first control electrode, a first semiconductor disposed on the first control electrode, and a first input electrode and a first output electrode opposite to each other on the first semiconductor; and a second thin film transistor including a second control electrode, a second semiconductor disposed on the second control electrode, and a second input electrode and a second output electrode opposite to each other on the second semiconductor, wherein the first semiconductor includes a first lower semiconductor including polysilicon, and a first upper semiconductor disposed on the first lower semiconductor, the first upper semiconductor including amorphous silicon.Type: GrantFiled: September 8, 2008Date of Patent: October 2, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Ho Song, Joo-Han Kim, Hyung-Jun Kim, Sung-Haeng Cho, Ki-Hun Jeong, Seung-Hwan Shim
-
Publication number: 20120243348Abstract: In the disclosed technology, the device identification code of a memory integrated circuit is changeable. In some cases, multiple device identification codes are stored on the memory integrated circuit, and multiple device identification code selection data are stored on the memory integrated circuit.Type: ApplicationFiled: March 21, 2011Publication date: September 27, 2012Applicant: Macronix International Co., Ltd.Inventors: Nai-Ping Kuo, Kuen-Long Chang, Ken-Hui Chen, Ming-Chih Hsieh
-
Patent number: 8258020Abstract: A method of forming a vertical interconnect for a memory device. The method includes providing a substrate having a surface region and defining a cell region, a first peripheral region, and a second peripheral region. A first thickness of dielectric material is formed overlying the surface region. A first bottom wiring structure spatially configured to extend in a first direction is formed overlying the first dielectric material for a first array of devices. A second thickness of a dielectric material is formed overlying the first wiring structure. The method includes forming an opening region in the first peripheral region. The opening region is configured to extend in a portion of at least the first thickness of dielectric material and the second thickness of dielectric material to expose a portion of the first wiring structure and to expose a portion of the substrate.Type: GrantFiled: November 4, 2010Date of Patent: September 4, 2012Assignee: Crossbar Inc.Inventor: Scott Brad Herner
-
Publication number: 20120218825Abstract: The apparatus and systems described herein may comprise a plurality of memory cells coupled to a local wordline, and a wordline drive circuit that includes a regulator coupled to a plurality of pass transistors and a string driver. The regulator may comprise a regulator transistor having a threshold voltage that is substantially the same as the threshold voltage of the string driver during memory cell program operations. In some embodiments, the regulator may comprise a cascode-connected pair of transistors. Methods of manufacturing and operating the apparatus and systems are also described.Type: ApplicationFiled: May 7, 2012Publication date: August 30, 2012Inventors: Xiaojun Yu, Jin-man Han
-
Patent number: 8252635Abstract: A trace routing method for a multi-layer interconnection circuit includes the steps of providing stacked contacts with trace stubs at input/output pads of said interconnection circuit, and limiting contacts between conductive layers to two-level contacts in routing areas where maximum routing density is desired.Type: GrantFiled: May 24, 2010Date of Patent: August 28, 2012Assignee: Hynix Semiconductor Inc.Inventor: Peter C. Salmon
-
Patent number: 8252623Abstract: A phase change memory device and an associated method of making same are presented. The phase change memory device, includes first wiring lines, second wiring lines, memory cells, and conduction contacts. The first wiring lines are arranged substantially in parallel to each other so that the first wiring lines are grouped into odd and even numbered first wiring lines. The memory cells are coupled to the first and second wiring lines. The conduction contacts coupled to the first wiring lines so that only one conduction contact is coupled to a center of a corresponding odd numbered first wiring line. Also only two corresponding conduction contacts are coupled to opposing edges of a corresponding even numbered first wiring line. Accordingly, the conduction contacts are arranged on the first wiring lines so that conduction contacts are not adjacent to each other with respect to immediately adjacent first wiring lines.Type: GrantFiled: February 22, 2012Date of Patent: August 28, 2012Assignee: Hynix Semiconductor Inc.Inventors: Jang Uk Lee, Kang Sik Choi
-
Patent number: 8242807Abstract: A scalable non-blocking switching network (SN) having switches and intermediate (stages of) conductors that are used to connect a first plurality of conductors to other multiple sets of conductors in a generally unrestricted fashion within respective interconnect resources constraints. The SN can be applied in a wide range of applications, in tandem or hierarchically, to provide a large switch network used in network, routers, and programmable logic circuits. The SN is used to connect a first set of conductors, through the SN, to multiple sets of conductors in a given logic circuit hierarchy whereby the conductors in each of the multiple sets are equivalent or exchangeable, which in term, by construction, makes the first set of conductors equivalent when used in the next level of circuit hierarchy. The SN is scalable for large sized sets of conductors and can be used hierarchically to enable programmable interconnections among large sized circuits.Type: GrantFiled: June 21, 2011Date of Patent: August 14, 2012Assignee: Advantage Logic, Inc.Inventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 8241969Abstract: A method of making a device includes forming a first photoresist layer over a sacrificial layer, patterning the first photoresist layer to form first photoresist features, rendering the first photoresist features insoluble to a solvent, forming a second photoresist layer over the first photoresist features, patterning the second photoresist layer to form second photoresist features, forming a spacer layer over the first and second photoresist features, etching the spacer layer to form spacer features and to expose the first and second photoresist features, forming third photoresist features between the spacer features, removing the spacer features, and patterning the sacrificial layer using the first, second and third photoresist features as a mask to form sacrificial features.Type: GrantFiled: August 24, 2011Date of Patent: August 14, 2012Assignee: SanDisk 3D LLCInventors: Natalie Nguyen, Paul Wai Kie Poon, Steven J. Radigan, Michael Konevecki, Yung-Tin Chen, Raghuveer Makala, Vance Dunton
-
Patent number: 8242578Abstract: Disclosed are embodiments of a circuit and method for electroplating a feature (e.g., a BEOL anti-fuse device) onto a wafer. The embodiments eliminate the use of a seed layer and, thereby, minimize subsequent processing steps (e.g., etching or chemical mechanical polishing (CMP)). Specifically, the embodiments allow for selective electroplating metal or alloy materials onto an exposed portion of a metal layer in a trench on the front side of a substrate. This is accomplished by providing a unique wafer structure that allows a current path to be established from a power supply through a back side contact and in-substrate electrical connector to the metal layer. During electrodeposition, current flow through the current path can be selectively controlled. Additionally, if the electroplated feature is an anti-fuse device, current flow through this current path can also be selectively controlled in order to program the anti-fuse device.Type: GrantFiled: March 25, 2011Date of Patent: August 14, 2012Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Toshiharu Furukawa, William R. Tonti
-
Patent number: 8237213Abstract: Memory arrays and methods of their formation are disclosed. One such memory array has memory-cell strings are formed adjacent to separated substantially vertical, adjacent semiconductor structures, where the separated semiconductor structures couple the memory cells of the respective strings in series. For some embodiments, two dielectric pillars may be formed from a dielectric formed in a single opening, where each of the dielectric pillars has a pair of memory-cell strings adjacent thereto and where at least one memory cell of one of the strings on one of the pillars and at least one memory cell of one of the strings on the other pillar are commonly coupled to an access line.Type: GrantFiled: July 15, 2010Date of Patent: August 7, 2012Assignee: Micron Technology, Inc.Inventor: Zengtao Liu
-
Publication number: 20120187363Abstract: A nonvolatile memory cell includes first and second electrodes. Programmable material and a select device are received in series between and with the first and second electrodes. Current conductive material is in series between and with the programmable material and the select device. An array of vertically stacked tiers of such nonvolatile memory cells is disclosed. Methods of forming arrays of nonvolatile memory cells are disclosed.Type: ApplicationFiled: January 20, 2011Publication date: July 26, 2012Inventors: Zengtao T. Liu, David H. Wells
-
Publication number: 20120188819Abstract: Systems and methods for CMOS-based MEMS programmable memories are described. In one aspect, the systems and methods provide for a programmable memory having multiple memory cells. Each memory cell includes an electrode disposed within the memory cell, and a conductor material having two ends disposed proximate to the electrode. The programmable memory provides means for applying a voltage between the electrode and the conductor material, e.g., a voltage source. The applied voltage generates an electrostatic force sufficient to permanently alter the conductor material, thereby programming the memory cell.Type: ApplicationFiled: January 23, 2012Publication date: July 26, 2012Applicant: Baolab Microsystems SLInventors: Josep Montanya Silvestre, Marco Antonio Llamas Morote
-
Patent number: RE43652Abstract: In a substrate processing control method, a first process acquires a first-reflectance-spectrum of a beam reflected from the first-fine-structure and a second-reflectance-spectrum of a beam reflected from the second-fine-structure for each of varying-pattern-dimensions of the first-fine-structure when the pattern-dimension of the first-fine-structure is varied. A second process acquires reference-spectrum-data for each of the varying-pattern-dimensions of the first-fine-structure by overlapping the first-reflectance-spectrum with the second-reflectance-spectrum. A third process actually measures beams reflected from the first and the second-fine-structure, respectively, after irradiating light beam on to the substrate and acquiring reflectance-spectrums of the actual-measured beams as actual-measured spectrum data.Type: GrantFiled: October 21, 2011Date of Patent: September 11, 2012Assignee: Tokyo Electron LimitedInventors: Susumu Saito, Akitaka Shimizu
-
Patent number: RE43948Abstract: Embodiments of the invention are concerned with a method of manufacturing a radiation detector having one or more conductive contacts on a semiconductor substrate, and comprise the steps of: applying a first conductive layer to a first surface of the semiconductor substrate; applying a second conductive layer to form a plurality of contiguous layers of conductive materials, said plurality of contiguous layers including said first conductive layer; and selectively removing parts of said plurality of contiguous layers so as to form said conductive contacts, the conductive contacts defining one or more radiation detector cells in the semiconductor substrate.Type: GrantFiled: October 23, 2003Date of Patent: January 29, 2013Assignee: Siemens AktiengesellschaftInventors: Kimmo Puhakka, Ian Benson