Gate Insulator Structure Constructed Of Diverse Dielectrics (e.g., Mnos, Etc.) Or Of Nonsilicon Compound Patents (Class 438/216)
-
Patent number: 7041557Abstract: In a method for forming a semiconductor device and a semiconductor device formed in accordance with the method, a thin dielectric layer is provided between a lower conductive layer and an upper conductive layer. In one embodiment, the thin dielectric layer comprises an inter-gate dielectric layer, the lower conductive layer comprises a floating gate and the upper dielectric layer comprises a control gate of a transistor, for example, a non-volatile memory cell transistor. The thin dielectric layer is formed using a heat treating process that results in reduction of surface roughness of the underlying floating gate, and results in a thin silicon oxy-nitride layer being formed on the floating gate. In this manner, the thin dielectric layer provides for increased capacitive coupling between the lower floating gate and the upper control gate. This also leads to a lowered programming voltage, erasing voltage and read voltage for the transistor, while maintaining the threshold voltage in a desired range.Type: GrantFiled: April 27, 2004Date of Patent: May 9, 2006Assignee: Samsung Electronics, Co., Ltd.Inventors: Sung-Taeg Kang, Jeong-Uk Han, Sung-Woo Park, Seung-Beom Yoon, Ji-Hoon Park, Bo-Young Seo
-
Patent number: 7037773Abstract: A method of manufacturing a metal-oxide-semiconductor transistor is provided. A substrate having a gate structure thereon is provided. A source/drain extension region is formed in the substrate on each side of the gate structure. Thereafter, a carbon-containing material layer is formed over the substrate and then the carbon-containing material layer is etched back to form spacers on the sidewalls of the gate structure. Finally, a source/drain region is formed in the substrate on each side of the spacer-coated gate structure.Type: GrantFiled: March 29, 2004Date of Patent: May 2, 2006Assignee: United Microelectronics Corp.Inventors: Yu-Ren Wang, Ying Yen, Tony E T Liu
-
Patent number: 7026694Abstract: A dielectric film containing lanthanide doped TiOx and a method of fabricating such a dielectric film produce a reliable gate dielectric having an equivalent oxide thickness thinner than attainable using SiO2. A dielectric film is formed by ion assisted electron beam evaporation of Ti, electron beam evaporation of a lanthanide selected from a group consisting of Nd, Tb, and Dy, and oxidation of the evaporated Ti/lanthanide film in a Kr/oxygen plasma. The growth rate is controlled to provide a dielectric film having a lanthanide content ranging from about five to about forty percent of the dielectric film. These dielectric films containing lanthanide doped TiOx are amorphous and thermodynamically stable such that the lanthanide doped TiOx will have minimal reactions with a silicon substrate or other structures during processing.Type: GrantFiled: August 31, 2004Date of Patent: April 11, 2006Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7026216Abstract: A method for fabricating a nitride read-only memory is described. An ONO stacked layer and a protective layer are sequentially formed on a substrate. A patterning/etching process is performed to pattern the protective layer and the ONO stacked layer to expose a portion of the substrate. Thereafter, the protective layer is removed by using wet etching. An ion implantation is performed to form buried bit lines in the exposed substrate, and then an insulator is formed on each buried bit line. A plurality of word lines are formed on the substrate crossing over the buried bit lines.Type: GrantFiled: November 15, 2002Date of Patent: April 11, 2006Assignee: MACRONIX International Co., Ltd.Inventors: Cheng-Jye Liu, Tai-Liang Hsiung, Chia-Hsing Chen
-
Patent number: 7015052Abstract: A method for fabricating organic light-emitting diodes (OLEDs) and OLED displays using screen-printing, where a first electrode, at least one organic material, and a second electrode are formed on a substrate and at least one of the first and second electrodes and the at least one organic material is screen printed by positioning a screen with openings forming a pattern above a substrate and depositing a material onto the substrate through the openings. Exemplary embodiments include fabricating the electrodes and/or the at least one organic material as continuous layers or uniform, discrete blocks on the substrate and fabricating red, green, and blue OLEDs on the same substrate, which are then placed in OLED displays.Type: GrantFiled: April 1, 2002Date of Patent: March 21, 2006Assignee: The Arizona Board of RegentsInventors: Ghassan E. Jabbour, Dino P. Guzman, Nasser Peyghambarian
-
Patent number: 7012299Abstract: The traditional nitride-only charge storage layer of a SONOS device is replaced by a multifilm charge storage layer comprising more than one dielectric material. Examples of such a multifilm charge storage layer are alternating layers of silicon nitride and silicon dioxide, or alternating layers of silicon nitride and aluminum oxide. The use of more than one material introduces additional barriers to migration of charge carriers within the charge storage layer, and improves both endurance and retention of a SONOS-type memory cell comprising such a charge storage layer.Type: GrantFiled: September 23, 2003Date of Patent: March 14, 2006Assignee: Matrix Semiconductors, Inc.Inventors: Maitreyee Mahajani, Andrew J. Walker, En-Hsing Chen
-
Patent number: 7008850Abstract: A method for manufacturing the semiconductor device of which a transistor and a MNOS type memory transistor, each of which has a different gate withstand voltage and drain withstand voltage, are included in the same semiconductor layer.Type: GrantFiled: October 7, 2004Date of Patent: March 7, 2006Assignee: Seiko Epson CorporationInventors: Takafumi Noda, Susumu Inoue, Masahiko Tsuyuki, Akihiko Ebina
-
Patent number: 7005717Abstract: Circuit (10) has a dual layer gate dielectric (29) formed over a semiconductor substrate (14). The gate dielectric includes an amorphous layer (40) and a monocrystalline layer (42). The monocrystalline layer typically has a higher dielectric constant than the amorphous layer.Type: GrantFiled: May 14, 2004Date of Patent: February 28, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Kurt Eisenbeiser, Jun Wang, Ravindranath Droopad
-
Patent number: 7005393Abstract: A method of fabricating a semiconductor device which includes introducing, after a step of patterning a gate electrode, nitrogen atoms into an oxide film covering a device region on a semiconductor substrate, by exposing said oxide film to an atmosphere containing-nitrogen, such that said nitrogen atoms do not reach a region underneath said gate electrode, covering, after said step of introducing nitrogen atoms, said oxide film including said gate electrode by a CVD oxide film continuously without taking out said semiconductor substrate out of a processing chamber and forming a sidewall oxide film on a sidewall surface of said gate electrode by etching back said CVD oxide film.Type: GrantFiled: June 14, 2002Date of Patent: February 28, 2006Assignee: Fujitsu LimitedInventor: Kiyoshi Irino
-
Patent number: 7001815Abstract: An object of the present invention is to provide a method of manufacturing a semiconductor device with triple gate insulating layers that is capable of easily obtaining thicknesses and good qualities of the gate insulating layers being opportune to multiple devices. In the present invention, gate insulating layers having thicknesses and good qualities corresponding to each of transistors can be easily formed in a semiconductor device with triple gate insulating layers by using dummy gates. Furthermore, in the present invention, a device of high integration density is easily manufactured, as gates of a high voltage device region and a middle voltage device region have finer line widths than a gate of a low voltage device region by forming them using dummy gates.Type: GrantFiled: August 6, 2004Date of Patent: February 21, 2006Assignee: DongbuAnam Semiconductor Inc.Inventor: Ki-min Lee
-
Patent number: 7001807Abstract: A method of fabricating a dual bit dielectric memory cell structure on a silicon substrate includes implanting buried bit lines within the substrate and fabricating a layered island on the surface of the substrate between the buried bit lines. The island has a perimeter defining a gate region, and comprises a tunnel dielectric layer on the surface of the silicon on insulator wafer, an isolation barrier dielectric layer on the surface of the tunnel dielectric layer, a top dielectric layer on the surface of the isolation barrier dielectric layer, and a polysilicon gate on the surface of the top dielectric layer. A portion of the isolation barrier dielectric layer is removed to form an undercut region within the gate region and a charge trapping material is deposited within the undercut region.Type: GrantFiled: November 24, 2004Date of Patent: February 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Wei Zheng, Mark W. Randolph, Nicholas H. Tripsas, Zoran Krivokapic, Jack F. Thomas, Mark T. Ramsbey
-
Patent number: 7001812Abstract: A fabrication method of a semiconductor device which has on the same semiconductor layer a transistor with a different high voltage gate as well as a high voltage drain and an MNOS memory transistor.Type: GrantFiled: October 7, 2004Date of Patent: February 21, 2006Assignee: Seiko Epson CorporationInventors: Takafumi Noda, Susumu Inoue, Masahiko Tsuyuki, Akihiko Ebina
-
Patent number: 6998305Abstract: A method of forming an electronic component having elevated active areas is disclosed. The method comprises providing a semiconductor substrate in a processing chamber. The semiconductor substrate has disposed thereon a polycrystalline silicon gate and exposed active areas. The method further comprises performing a deposition process in which a silicon-source gas is supplied into the processing chamber to cause polycrystalline growth on the gate and epitaxial deposition on the active areas. The method further comprises performing a flash etch back process in which polycrystalline material is etched from the gate at a first etching rate and the epitaxial layer is etched from the active areas at a second etching rate. The first etching rate is faster than the second etching rate. The deposition process and the flash etch back process can be repeated cyclically, if desired.Type: GrantFiled: January 23, 2004Date of Patent: February 14, 2006Assignee: ASM America, Inc.Inventors: Chantal J. Arena, Joe P. Italiano, Paul D. Brabant
-
Patent number: 6998357Abstract: A method of forming a dielectric layer suitable for use as the gate dielectric layer of a metal-oxide-semiconductor field effect transistor (MOSFET) includes oxidizing the surface of a silicon substrate, forming a metal layer over the oxidized surface, and reacting the metal with the oxidized surface to form a substantially intrinsic layer of silicon superjacent the substrate, wherein at least a portion of the silicon layer may be an epitaxial silicon layer, and a metal oxide layer superjacent the silicon layer. In a further aspect of the present invention, an integrated circuit includes a plurality of MOSFETs, wherein various ones of the plurality of transistors have metal oxide gate dielectric layers and substantially intrinsic silicon layers subjacent the metal oxide dielectric layers.Type: GrantFiled: August 22, 2003Date of Patent: February 14, 2006Assignee: Intel CorporationInventors: Gang Bai, David B. Fraser, Brian S. Doyle, Peng Cheng, Chunlin Liang
-
Patent number: 6998667Abstract: Gate and storage dielectric systems and methods of their fabrication are presented. A passivated overlayer deposited between a layer of dielectric material and a gate or first storage plate maintains a high K (dielectric constant) value of the dielectric material. The high K dielectric material forms an improved interface with a substrate or second plate. This improves dielectric system reliability and uniformity and permits greater scalability, dielectric interface compatibility, structural stability, charge control, and stoichiometric reproducibility. Furthermore, etch selectivity, low leakage current, uniform dielectric breakdown, and improved high temperature chemical passivity also result.Type: GrantFiled: February 27, 2003Date of Patent: February 14, 2006Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 6979658Abstract: A semiconductor device includes a substrate, a gate oxide film formed on the substrate, a gate electrode provided on the gate oxide film, first and second diffusion regions formed in the substrate at both lateral sides of the gate electrode. The gate electrode includes a first region located immediately underneath the gate electrode and a second region adjacent to the first region, wherein the first and second regions contain N atoms with respective concentrations such that the second region contains N with a higher concentration as compared with the first region.Type: GrantFiled: October 27, 1999Date of Patent: December 27, 2005Assignee: Fujitsu LimitedInventor: Kiyoshi Irino
-
Patent number: 6974764Abstract: A method for making a semiconductor device is described. That method comprises forming a dielectric layer on a substrate, and forming a first metal layer on a first part of the dielectric layer, leaving a second part of the dielectric layer exposed. After a second metal layer is formed on both the first metal layer and the second part of the dielectric layer, a masking layer is formed on the second metal layer.Type: GrantFiled: November 6, 2003Date of Patent: December 13, 2005Assignee: Intel CorporationInventors: Justin K. Brask, Mark L. Doczy, Jack Kavalieros, Uday Shah, Matthew V. Metz, Robert S. Chau, Robert B. Turkot, Jr.
-
Patent number: 6972224Abstract: A method of fabricating a MOS transistor that comprises a dual-metal gate that is formed from heterotypical metals. A gate dielectric (34), such as HfO2, is deposited on a semiconductor substrate. A sacrificial layer (35), is next deposited over the gate dielectric. The sacrificial layer is patterned so that the gate dielectric over a first (pMOS, for example) area (32) of the substrate is exposed and gate dielectric over a second (nMOS, for example) area (33) of the substrate continues to be protected by the sacrificial layer. A first gate conductor material (51) is deposited over the remaining sacrificial area and over the exposed gate dielectric. The first gate conductor material is patterned so that first gate conductor material over the second area of the substrate is etched away. The sacrificial layer over the second area prevents damage to the underlying dielectric material as the first gate conductor material is removed.Type: GrantFiled: March 27, 2003Date of Patent: December 6, 2005Assignee: Freescale Semiconductor, Inc.Inventors: David C. Gilmer, Srikanth B. Samavedam, Philip J. Tobin
-
Patent number: 6960502Abstract: A reduction of a leakage current as well as a decrease in the thickness of an insulating film is realized in a semiconductor device. To this end, a silicon oxide film and a silicon nitride film are formed on a substrate, which is then heated to a temperature within a range of 20° C.–600° C. so that a plasma nitridation process can be performed on the silicon nitride film. Further, a thermal process is performed in a non-oxide gas atmosphere. By performing these processes, the gate leakage current can be significantly reduced in the formed gate insulator, and the silicon oxide-equivalent thickness of the insulating film can be significantly decreased as well.Type: GrantFiled: January 27, 2003Date of Patent: November 1, 2005Assignee: Fujitsu LimitedInventor: Akihisa Yamaguchi
-
Patent number: 6958277Abstract: Methods are provided herein for treating substrate surfaces in preparation for subsequent nucleation-sensitive depositions (e.g., polysilicon or poly-SiGe) and adsorption-driven deposition (e.g. atomic layer deposition or ALD). Prior to depositing, the surface is treated with non-depositing plasma products. The treated surface more readily nucleates polysilicon and poly-SiGe (such as for a gate electrode), or more readily adsorbs ALD reactants (such as for a gate dielectric). The surface treatment provides surface moieties more readily susceptible to a subsequent deposition reaction, or more readily susceptible to further surface treatment prior to deposition. By changing the surface termination of the substrate with a low temperature radical treatment, subsequent deposition is advantageously facilitated without depositing a layer of any appreciable thickness and without significantly affecting the bulk properties of the underlying material.Type: GrantFiled: July 24, 2003Date of Patent: October 25, 2005Assignee: ASM America, Inc.Inventors: Christophe F. Pomarede, Jeff Roberts, Eric J. Shero
-
Patent number: 6955959Abstract: The present invention relates to a structure of a capacitor, in particular using niobium pentoxide, of a semiconductor capacitor memory device. Since niobium pentoxide has a low crystallization temperature of 600° C. or less, niobium pentoxide can suppress the oxidation of a bottom electrode and a barrier metal by heat treatment. However, according to heat treatment at low temperature, carbon incorporated from CVD sources into the film is not easily oxidized or removed. Therefore, a problem that leakage current increases arises. As an insulator film of a capacitor, a layered film composed of a niobium pentoxide film and a tantalum pentoxide film, or a layered film composed of niobium pentoxide films is used. By the use of the niobium pentoxide film, the dielectric constant of the capacitor can be made high and the crystallization temperature can be made low. By multiple-stage formation of the dielectric film, leakage current can be decreased.Type: GrantFiled: May 26, 2004Date of Patent: October 18, 2005Assignee: Renesas Technology Corp.Inventors: Yuichi Matsui, Masahiko Hiratani
-
Patent number: 6949425Abstract: A semiconductor device comprising a semiconductor substrate and a MOSFET provided on the semiconductor substrate, the MOSFET including a gate insulating film and a gate electrode provided on the gate insulating film, wherein the gate insulating film has a higher dielectric constant in a side contacting the semiconductor substrate than in a side contacting the gate electrode.Type: GrantFiled: October 8, 2003Date of Patent: September 27, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Mariko Takayanagi
-
Patent number: 6946676Abstract: Provided is an organic thin film transistor comprising a polymeric layer interposed between a gate dielectric and an organic semiconductor layer. Various homopolymers, copolymers, and functional copolymers are taught for use in the polymeric layer. An integrated circuit comprising a multiplicity of thin film transistors and methods of making a thin film transistor are also provided. The organic thin film transistors of the invention typically exhibit improvement in one or more transistor properties.Type: GrantFiled: November 5, 2001Date of Patent: September 20, 2005Assignee: 3M Innovative Properties CompanyInventors: Tommie W. Kelley, Larry D. Boardman, Timothy D. Dunbar, Todd D. Jones, Dawn V. Muyres, Mark J. Pellerite, Terrance P. Smith
-
Patent number: 6943076Abstract: Gate insulation films each containing titanium oxide as a primary constituent material are formed on one major surface of a semiconductor substrate. Gate electrode films are formed in contact with the gate insulation films. The gate electrode films contain ruthenium oxide or alternatively iridium oxide as a primary constituent material. In order to prevent electrically conductive elements from diffusing into titanium oxide of the gate insulation films, ruthenium oxide or iridium oxide is effectively used as a primary constituent material of the gate electrodes. A semiconductor device can be realized in which occurrence of a leak current is suppressed by increasing a physical film thickness while sustaining desired dielectric characteristic.Type: GrantFiled: August 30, 2001Date of Patent: September 13, 2005Assignee: Hitachi, Ltd.Inventors: Tomio Iwasaki, Hideo Miura, Hiroyuki Ohta, Hiroshi Moriya
-
Patent number: 6936900Abstract: A self-aligned enhancement mode metal-oxide-compound semiconductor field effect transistor (10) includes a lower oxide layer that is a mixture of Ga2O, Ga2O3, and other gallium oxide compounds (30), and a second insulating layer that is positioned immediately on top of the gallium oxygen layer together positioned on upper surface (14) of a III-V compound semiconductor wafer structure (13). Together the lower gallium oxide compound layer and the second insulating layer form a gallium oxide gate insulating structure. The gallium oxide gate insulating structure and underlying compound semiconductor gallium arsenide layer (15) meet at an atomically abrupt interface at the surface of with the compound semiconductor wafer structure (14). The initial essentially gallium oxygen layer serves to passivate and protect the underlying compound semiconductor surface from the second insulating oxide layer. A refractory metal gate electrode layer (17) is positioned on upper surface (18) of the second insulating oxide layer.Type: GrantFiled: August 10, 2000Date of Patent: August 30, 2005Assignee: Osemi, Inc.Inventor: Walter David Braddock, IV
-
Patent number: 6933245Abstract: A method of forming a thin film with a low hydrogen contents is provided by positioning a substrate inside a processing chamber, and supplying reacting materials into the chamber, chemisorbing a portion of the reacting materials onto the substrate. Then, a nitrogen (N2) remote plasma treatment is performed to reduce the hydrogen content of thin film layer formed by chemisorption of the reacting materials on the substrate. Accordingly, a thin film is formed having a low hydrogen content, since the hydrogen bonds in the thin film layer formed by chemisorption of the reacting materials are removed.Type: GrantFiled: March 31, 2003Date of Patent: August 23, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Hwan Lee, Jong-Ho Yang
-
Patent number: 6933189Abstract: A method and structure for a transistor device comprises forming a source, drain, and trench region in a substrate, forming a first insulator over the substrate, forming a gate electrode above the first insulator, forming a pair of insulating spacers adjoining the electrode, converting a portion of the first insulator into a metallic film, converting the metallic film into one of a silicide and a salicide film, forming an interconnect region above the trench region, forming an etch stop layer above the first insulator, the trench region, the gate electrode, and the pair of insulating spacers, forming a second insulator above the etch stop layer, and forming contacts in the second insulator. The first insulator comprises a metal oxide material, which comprises one of a HfOx and a ZrOx.Type: GrantFiled: June 16, 2004Date of Patent: August 23, 2005Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Louis L. Hsu, Carl J. Radens, Joseph F. Shepard, Jr.
-
Patent number: 6933248Abstract: The instant invention describes a method for forming a dielectric film with a uniform concentration of nitrogen. The films are formed by first incorporating nitrogen into a dielectric film using RPNO. The films are then annealed in N2O which redistributes the incorporated species to produce a uniform nitrogen concentration.Type: GrantFiled: September 28, 2001Date of Patent: August 23, 2005Assignee: Texas Instruments IncorporatedInventor: Douglas T. Grider
-
Patent number: 6933218Abstract: An OXO-type inter-poly insulator (where X is a high-K metal oxide and O is an insulative oxide) is defined by forming an amorphous metal oxide layer on a silicon-based insulator (e.g., a silicon oxide layer) and then nitridating at least upper and lower sub-layers of the amorphous metal oxide with a low temperature plasma treatment that maintains temperature below the recrystallization temperature of the amorphous material. Such a plasma treatment has been found to improve breakdown voltage characteristics of the insulator. In one embodiment, the metal oxide includes aluminum oxide and it is fluorinated with low temperature plasma prior to nitridation.Type: GrantFiled: June 10, 2004Date of Patent: August 23, 2005Assignee: Mosel Vitelic, Inc.Inventors: Tai-Peng Lee, Barbara Haselden
-
Patent number: 6929964Abstract: A method for monitoring a nitridation process, including: (a) providing a semiconductor substrate; (b) forming a first dielectric layer on a top surface of the substrate; (c) introducing a quantity of interfacial species into the substrate; (d) removing the first dielectric layer; (e) forming a second dielectric layer on the top surface of the substrate; (f) measuring the density of interface traps between the substrate and the second dielectric layer; (g) providing a predetermined relationship between the quantity of the interfacial species and the density of the interface traps; and (h) determining the quantity of the interfacial species introduced based on the relationship.Type: GrantFiled: September 17, 2003Date of Patent: August 16, 2005Assignee: International Business Machines CorporationInventors: Lance Genicola, Mark J. Hurley, Jeremy J. Kempisty, Paul D. Kirsch, Ravikumar Ramachandran, Suri Hedge
-
Patent number: 6924536Abstract: A semiconductor device and a method of manufacturing the semiconductor device are disclosed. A semiconductor device of one of several disclosed embodiments comprises a semiconductor layer having a source region and a drain region, and a gate insulating film provided on the semiconductor layer between the source region and the drain region. The gate insulating film comprising an oxide including a metal element and further includes at least one element selected from the group consisting of nitrogen and aluminum as a first element. The content of the first element is relatively higher at both ends near the source region and the drain region than at a center of the gate insulating film. A gate electrode is provided on the gate insulating film.Type: GrantFiled: February 26, 2003Date of Patent: August 2, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Akira Nishiyama, Seiji Inumiya
-
Patent number: 6924186Abstract: A novel technique to quench electrical defects in CVD Al2O3 layers is disclosed. A small amount of silicon dopant to the aluminum oxide film reduces the leakage current as well as the gap interface trap density at the dielectric/silicon interface. The implanted silicon gives a better interface and improves the leakage characteristics of the dielectric.Type: GrantFiled: April 1, 2004Date of Patent: August 2, 2005Assignee: Micron Technology, Inc.Inventors: Sukesh Sandhu, Kirk D. Prall
-
Patent number: 6919263Abstract: A new relatively high-k gate dielectric gate material comprising calcium oxide will reduce leakage from the silicon substrate to the polysilicon gate, prevent boron penetration in p-channel devices, and reduce electron trapping in the dielectric. The surface of a silicon wafer is saturated with hydroxyl groups. A calcium halide, preferably calcium bromide, is heated to a temperature sufficient to achieve atomic layer deposition, and is transported to the silicon wafer. The calcium halide reacts with the hydroxyl groups. Water is added to carry away the resultant hydrogen halide. Gaseous calcium and water are then added to form a calcium oxide gate dielectric, until the desired thickness has been achieved. In an alternative embodiment of the method, the calcium halide is transported to the silicon wafer to react with the hydroxyl groups, followed by transport of gaseous water to the silicon wafer. These two steps are repeated until the desired thickness has been achieved.Type: GrantFiled: August 19, 2003Date of Patent: July 19, 2005Assignee: LSI Logic CorporationInventors: Sheldon Aronowitz, Vladimir Zubkov, Grace Sun
-
Patent number: 6919600Abstract: A permanently-ON MOS transistor comprises silicon source and drain regions of a first conductivity type in a silicon well region of a second conductivity type. A silicon contact region of the first conductivity types is buried in the well region, said contact region contacting said source region and said drain region. A first gate insulating layer is selectively placed over the silicon source and drain regions. A second gate insulating layer is selectively placed over the first gate insulating layer and over the silicon contact region. A polysilicon gate region is placed over the second gate insulating layer.Type: GrantFiled: February 26, 2004Date of Patent: July 19, 2005Assignee: HRL Laboratories, LLCInventors: James P. Baukus, Lap-Wai Chow, William M. Clark, Jr.
-
Patent number: 6919251Abstract: CMOS gate dielectric made of high-k metal silicates by passivating a silicon surface with nitrogen compounds prior to high-k dielectric deposition. Optionally, a silicon dioxide monolayer may be preserved at the interface.Type: GrantFiled: July 31, 2002Date of Patent: July 19, 2005Assignee: Texas Instruments IncorporatedInventors: Antonio L. P. Rotondaro, Luigi Colombo, Malcolm J. Bevan
-
Patent number: 6913961Abstract: Disclosed is a method of manufacturing a high-k gate dielectric, characterized in that an annealing process in a forming gas atmosphere, corresponding to a final step of a manufacturing process of a semiconductor device based on MOSFET fabrication techniques, is applied for a high-k gate dielectric-containing semiconductor device, under high pressure, instead of conventional atmospheric pressure, whereby passivation effects of interface charges and fixed charges of the semiconductor device can be maximized even at relatively low temperatures.Type: GrantFiled: May 19, 2004Date of Patent: July 5, 2005Assignee: Kwangju Institute of Science and TechnologyInventor: Hyun Sang Hwang
-
Patent number: 6911404Abstract: A field effect transistor comprises a gate insulation layer including an anisotropic dielectric. The orientation is selected such that a first permittivity parallel to the gate insulation layer is significantly less than a second permittivity perpendicular to the gate insulation layer.Type: GrantFiled: March 31, 2003Date of Patent: June 28, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Karsten Wieczorek, Christian Radehaus
-
Patent number: 6908800Abstract: A mixed voltage CMOS process for high reliability and high performance core transistors and input-output transistors with reduced mask steps. A gate stack (30) is formed over the silicon substrate (10). Ion implantation is performed of a first species and a second species to produce the doping profiles (70, 80, 90, 100) in the input-output transistors.Type: GrantFiled: May 18, 2000Date of Patent: June 21, 2005Assignee: Texas Instruments IncorporatedInventors: Youngmin Kim, Shawn T. Walsh
-
Patent number: 6908806Abstract: A method of fabricating a semiconductor device having a gate stack structure that includes gate stack sidewall, the gate stack structure having one or more metal layers comprising a gate metalis provided. The gate metal is recessed away from the gate stack sidewall using a chemical etch. The gate metal of the gate stack structure is selectively oxidized to form a metal oxide that at least partly fills the recess.Type: GrantFiled: January 31, 2003Date of Patent: June 21, 2005Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Haining Yang, Ramachandra Divakaruni, Oleg Gluschenkov, Rajeev Malik, Hongwen Yan, Ravikumar Ramachandran
-
Patent number: 6902969Abstract: A semiconductor device has a P channel gate stack comprising a first metal type and a second metal type over the first metal type and an N channel gate stack comprising the second metal type in direct contact with a gate dielectric/etch stop layer stack. The N channel gate stack and the P channel gate stack are etched by a dry etch. Either the gate dielectric or etch stop can be in contact with the substrate. The etch stop layer prevents the dry etch of the first and second metal layers from etching through the gate dielectric and gouging the underlying substrate.Type: GrantFiled: July 31, 2003Date of Patent: June 7, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Olubunmi O. Adetutu, Hsing H. Tseng, Wei E. Wu
-
Patent number: 6897517Abstract: A memory is described having a semiconductor substrate of a first conductivity type, a first and a second junction region of a second conductivity type, whereby said first and said second junction region are part of respectively a first and a second bitline. A select gate is provided which is part of a wordline running perpendicular to said first and said second bitline. Read, write and erase functions for each cell make use of only two polysilicon layers which simplifies manufacture and each memory cell has at least two locations for storing a charge representing at least one bit.Type: GrantFiled: June 24, 2003Date of Patent: May 24, 2005Assignees: Interuniversitair Microelektronica Centrum (IMEC), Infineon AGInventors: Jan Van Houdt, Luc Haspeslagh
-
Patent number: 6897524Abstract: A non-volatile semiconductor memory device includes a semiconductor substrate, a memory cell array formed on the semiconductor substrate, and including a first gate insulator having a first thickness. The device further includes a high-voltage transistor circuit formed on the semiconductor substrate, and including a second gate insulator having a second thickness greater than the first thickness, and a peripheral circuit formed on the semiconductor substrate, and including the second gate insulator.Type: GrantFiled: July 8, 2003Date of Patent: May 24, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Eiji Kamiya
-
Patent number: 6897104Abstract: A semiconductor device and a method for manufacturing the same of forming a silicon nitride film selectively without giving damages or contaminations to a surface of the silicon substrate thereby forming different types of gate dielectrics in one identical silicon substrate, are obtained by forming a silicon dioxide on the surface of a silicon substrate, then removing a portion thereof, forming a silicon nitride film to the surface of the substrate from which the silicon dioxide has been removed and, simultaneously, introducing nitrogen to the surface of the silicon dioxide which is left not being removed or, alternatively, depositing a silicon dioxide on the surface of the silicon substrate by chemical vapor deposition, then removing a portion thereof, forming a silicon nitride film on the surface of a substrate from which the silicon dioxide has been removed, and, simultaneously, introducing nitrogen to the surface of the silicon dioxide left not being removed, successively, dissolving and removing nitrogenType: GrantFiled: June 3, 2003Date of Patent: May 24, 2005Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Shimpei Tsujikawa, Toshiyuki Mine, Jiro Yugami, Natsuki Yokoyama, Tsuyoshi Yamauchi
-
Patent number: 6891271Abstract: A semiconductor device having memory cells. Each of the memory cells has a word gate formed over a semiconductor substrate with a first gate insulating layer interposed, an impurity layer, and first and second control gates in the shape of sidewalls. The first and second control gates adjacent to each other with the impurity layer interposed are connected to a common contact section. The common contact section includes a first contact conductive layer, a second contact conductive layer, and a pad-shaped third contact conductive layer. The third contact conductive layer is formed over the first and second contact conductive layers.Type: GrantFiled: September 17, 2002Date of Patent: May 10, 2005Assignee: Seiko Epson CorporationInventors: Akihiko Ebina, Susumu Inoue
-
Patent number: 6890811Abstract: A method of forming dual gate dielectric layers that is extendable to satisfying requirements for 50 nm and 70 nm technology nodes is described. A substrate is provided with STI regions that separate device areas. An interfacial layer and a high k dielectric layer are sequentially deposited on the substrate. The two layers are removed over one device area and an ultra thin silicon oxynitride layer with an EOT<10 nm is grown on the exposed device area. The high k dielectric layer is annealed during growth of the SiON dielectric layer. The high k dielectric layer is formed from a metal oxide or its silicate or aluminate and enables a low power device to be fabricated with an EOT<1.8 nm with a suppressed leakage current. The method is compatible with a dual or triple oxide thickness process when forming multiple gates.Type: GrantFiled: October 6, 2003Date of Patent: May 10, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tou-Hung Hou, Ming-Fang Wang, Chi-Chun Chen, Chih-Wei Yang, Liang-Gi Yao, Shih-Chang Chen
-
Patent number: 6887751Abstract: A method for manufacturing a semiconductor device is provided. The method includes forming a semiconductor layer on a substrate. The first region of the substrate is expanded to push up the first portion of the semiconductor layer, thereby applying tensile stress to the first portion. The second region of the substrate is compressed to pull down the second portion of the semiconductor layer, thereby applying compressive stress to the second portion. An N type device is formed over the first portion of the semiconductor layer, and a P type device is formed over the second portion of the semiconductor layer.Type: GrantFiled: September 12, 2003Date of Patent: May 3, 2005Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Omer H. Dokumaci
-
Patent number: 6887800Abstract: A method for making a semiconductor device is described. That method comprises modifying a first surface, and forming a high-k gate dielectric layer on an unmodified second surface.Type: GrantFiled: June 4, 2004Date of Patent: May 3, 2005Assignee: Intel CorporationInventors: Matthew V. Metz, Suman Datta, Jack Kavalieros, Mark L. Doczy, Justin K. Brask, Uday Shah, Robert S. Chau
-
Patent number: 6884685Abstract: A metal oxide high-k dielectric is deposited on a semiconductor wafer in a manner that reduces dangling bonds in the dielectric without significantly thickening interfacial oxide thickness. A metal oxide precursor and radical oxygen and/or radical nitrogen are co-flowed over the semiconductor wafer to form the high-k dielectric. The radicals bond to dangling bonds of the metal of the metal oxide during the deposition process that is performed at the regular deposition temperature of less than about 400 degrees Celsius. The radical oxygen and radical nitrogen do not require the higher temperatures generally required in an anneal in order to attach to the dangling bonds of the metal. Thus, a high temperature post deposition anneal, which tends to cause interfacial oxide growth, is not required. The dielectric is of higher quality than is typical because the dangling bonds are removed during deposition rather than after the dielectric has been deposited.Type: GrantFiled: February 14, 2003Date of Patent: April 26, 2005Assignee: Freescale Semiconductors, Inc.Inventors: Tien Ying Luo, Ricardo Garcia, Hsing H. Tseng
-
Patent number: 6881618Abstract: In order to realize a dual gate CMOS semiconductor device with little leakage of boron that makes it possible to divisionally doping a p-type impurity and an n-type impurity into a polycrystalline silicon layer with one mask, a gate electrode has a high melting point metal/metallic nitride barrier/polycrystalline silicon structure. The boron is pre-doped in the polycrystalline silicon layer. The phosphorus or arsenic is doped in an n-channel area. Then, the annealing in a hydrogen atmosphere with vapor added therein is performed. As a result, the boron is segregated on the interface of the metallic nitride film and the phosphorus is segregated on the interface of the gate oxide film, for forming an n+ gate.Type: GrantFiled: February 27, 2004Date of Patent: April 19, 2005Assignee: Renesas Technology Corp.Inventor: Naoki Yamamoto
-
Patent number: 6882001Abstract: An electrically-programmable memory cell programmed by means of injection of channel hot electrons into a charge-storage element capacitively coupled to a memory cell channel for modulating a conductivity thereof depending on a stored amount of charge. A first and a second spaced-apart electrode regions are formed in a semiconductor layer and define a channel region there between; at least one of the first and second electrode regions acts as a programming electrode of the memory cell. A control electrode is capacitively coupled to the charge-storage element. The charge-storage element is placed over the channel to substantially extend from the first to the second electrode regions, and is separated from the channel region by a dielectric layer. The dielectric layer has a reduced thickness in a portion thereof near the at least one programming electrode.Type: GrantFiled: February 20, 2003Date of Patent: April 19, 2005Assignee: STMicroelectronics S.r.l.Inventor: Luigi Pascucci