Including Elongated Source Or Drain Region Disposed Under Thick Oxide Regions (e.g., Buried Or Diffused Bitline, Etc.) Patents (Class 438/262)
-
Patent number: 8105924Abstract: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.Type: GrantFiled: January 21, 2010Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Bradley A. Orner, Robert M. Rassel, David C. Sheridan, Steven H. Voldman
-
Patent number: 8084347Abstract: A method of making a semiconductor device includes forming at least one layer over a substrate, forming at least two spaced apart features of imagable material over the at least one layer, forming sidewall spacers on the at least two features and filling a space between a first sidewall spacer on a first feature and a second sidewall spacer on a second feature with a filler feature. The method also includes selectively removing the sidewall spacers to leave the first feature, the filler feature and the second feature spaced apart from each other, and etching the at least one layer using the first feature, the filler feature and the second feature as a mask.Type: GrantFiled: December 31, 2008Date of Patent: December 27, 2011Assignee: SanDisk 3D LLCInventors: Yung-Tin Chen, Steven J. Radigan
-
Patent number: 8048739Abstract: According to yet another embodiment, a method for forming a non-volatile memory device includes etching a substrate to form first and second trenches. The first and second trenches are filled with an insulating material to form first and second isolation structures. A conductive layer is formed over the first and second isolation structures and between the first and second isolation structures to form a floating gate. The conductive layer and the first isolation structure are etched to form a third trench having an upper portion and a lower portion, the upper portion having vertical sidewalls and the lower portion having sloping sidewalls. The third trench is filled with a conductive material to form a control gate.Type: GrantFiled: June 30, 2006Date of Patent: November 1, 2011Assignee: Hynix Semiconductor Inc.Inventor: Chan Sun Hyun
-
Patent number: 8034684Abstract: Semiconductor devices with an improved overlay margin and methods of manufacturing the same are provided. In one aspect, a method includes forming a buried bit line in a substrate; forming an isolation layer in the substrate to define an active region, the isolation layer being parallel to the bit line without overlapping the bit line; and forming a gate line including a gate pattern and a conductive line by forming the gate pattern in the active region and forming a conductive line that extends at a right angle to the bit line across the active region and is electrically connected to the gate pattern disposed thereunder. The gate pattern and the conductive line can be integrally formed.Type: GrantFiled: April 29, 2010Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Joon-Soo Park
-
Patent number: 8026604Abstract: Semiconductor devices are provided including a semiconductor substrate and a first interlayer insulating layer on the semiconductor substrate. A contact pad is provided in the first interlayer insulating layer and a second insulating layer is provided on the first interlayer insulating layer. A contact hole is provided in the second interlayer insulating layer. The contact hole exposes the contact pad and a lower portion of the contact hole has a protrusion exposing the contact pad. The protrusion is provided on the second interlayer insulating layer. A contact spacer is provided on inside sidewalls of the contact hole and fills the protrusion. A contact plug is provided in the contact hole. Related methods are also provided herein.Type: GrantFiled: September 5, 2007Date of Patent: September 27, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Byung-yoon Kim
-
Patent number: 8017991Abstract: Example embodiments provide a non-volatile memory device with increased integration and methods of operating and fabricating the same. A non-volatile memory device may include a plurality of first storage node films and a plurality of first control gate electrodes on a semiconductor substrate. A plurality of second storage node films and a plurality of second control gate electrodes may be recessed into the semiconductor substrate between two adjacent first control gate electrodes and below the bottom of the plurality of first control gate electrodes. A plurality of bit line regions may be on the semiconductor substrate and each may extend across the plurality of first control gate electrodes and the plurality of second control gate electrodes.Type: GrantFiled: March 15, 2007Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Suk-pil Kim, Yoon-dong Park, June-mo Koo
-
Patent number: 8017477Abstract: A nonvolatile memory device includes a plurality of first control gate electrodes, second control gate electrodes, first storage node films, and second storage node films. The first control gate electrodes are recessed into a semiconductor substrate. Each second control gate electrode is disposed between two adjacent first control gate electrodes. The second control gate electrodes are disposed on the semiconductor substrate over the first control gate electrodes. The first storage node films are disposed between the semiconductor substrate and the first control gate electrodes. The second storage node films are disposed between the semiconductor substrate and the second control gate electrodes. A method of fabricating the nonvolatile memory device includes forming the first storage node films, forming the first control gate electrodes, forming the second storage node films, and forming the second control gate electrodes.Type: GrantFiled: February 9, 2007Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Suk-pil Kim, Yoon-dong Park
-
Patent number: 8012830Abstract: Memory devices having improved TPD characteristics and methods of making the memory devices are provided. The memory devices contain two or more memory cells on a semiconductor substrate and bit line openings containing a bit line dielectric between the memory cells. The memory cell contains a charge storage layer and a first poly gate. The bit line opening extends into the semiconductor substrate. By containing the bit line dielectric in the bit line openings that extend into the semiconductor substrate, the memory device can improve the electrical isolation between memory cells, thereby preventing and/or mitigating TPD.Type: GrantFiled: August 8, 2007Date of Patent: September 6, 2011Assignee: Spansion LLCInventors: Ning Cheng, Kuo-Tung Chang, Hiro Kinoshita, Chih-Yuh Yang, Lei Xue, Chungho Lee, Minghao Shen, Angela Hui, Huaqiang Wu
-
Patent number: 8012829Abstract: Example embodiments are directed to a method of manufacturing a semiconductor device and a semiconductor device including a substrate including a plurality of active regions and a plurality of isolation regions between adjacent active regions, each active region including a groove, a bottom surface of the groove being below an upper surface of the active region.Type: GrantFiled: September 24, 2010Date of Patent: September 6, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung Joong Joo, Han Soo Kim
-
Patent number: 7989291Abstract: A protruding structure having a linear edge is formed on a substrate. The protruding structure may be a gate line of a field effect transistor. A stress-generating liner is deposited on the substrate. A non-photosensitive self-assembling block copolymer layer containing at least two immiscible polymeric block components is deposited on the stress-generating liner, and is annealed to allow phase separation of immiscible components. The polymeric resist is developed to remove at least one of the at least two polymeric block components, which formed a pattern of nested lines due to the linear edge of the protruding structure. Linear nanoscale stripes are formed in the polymeric resist which is self-aligning and self-assembled. The stress-generating layer is patterned into linear stress-generating stripes having a sublithographic width.Type: GrantFiled: February 25, 2010Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Bruce B. Doris, Elbert E. Huang, Sampath Purushothaman, Carl J. Radens
-
Patent number: 7985648Abstract: A reduction of a resistance of a bit line of a memory cell array and a reduction of a forming area of the memory cell array are planed. Respective bit lines running at right angles to a word line are composed of a diffusion bit line formed in a semiconductor substrate and a linear metal bit line on an upper side of the diffusion bit line. The diffusion bit line is formed in a linear pattern on a lower side of the metal bit line in the same manner, and the metal bit line is connected with the diffusion bit line between the word lines. An interlayer insulating film is formed on the memory cell array, and the metal bit line is formed with being buried in it.Type: GrantFiled: March 4, 2010Date of Patent: July 26, 2011Assignee: Renesas Electronics CorporationInventor: Satoshi Shimizu
-
Patent number: 7960266Abstract: High density semiconductor devices and methods of fabricating the same are provided. Spacer fabrication techniques are utilized to form circuit elements having reduced feature sizes, which in some instances are smaller than the smallest lithographically resolvable element size of the process being used. Spacers are formed that serve as a mask for etching one or more layers beneath the spacers. An etch stop pad layer having a material composition substantially similar to the spacer material is provided between a dielectric layer and an insulating sacrificial layer such as silicon nitride. When etching the sacrificial layer, the matched pad layer provides an etch stop to avoid damaging and reducing the size of the dielectric layer. The matched material compositions further provide improved adhesion for the spacers, thereby improving the rigidity and integrity of the spacers.Type: GrantFiled: June 1, 2010Date of Patent: June 14, 2011Assignee: SanDisk CorporationInventors: James Kai, George Matamis, Tuan Duc Pham, Masaaki Higashitani, Takashi Orimoto
-
Patent number: 7951675Abstract: Memory devices having improved BVdss characteristics and methods of making the memory devices are provided. The memory devices contain bitline dielectrics on bitlines of a semiconductor substrate; first spacers adjacent the side surfaces of the bitline dielectrics and on the upper surface of the semiconductor substrate; a trench in the semiconductor substrate between the first spacers; and second spacers adjacent the side surfaces of the trench. By containing the trench and the first and second spacers between the bitlines, the memory device can improve the electrical isolation between the bitlines, thereby preventing and/or mitigating bitline-to-bitline current leakage and increasing BVdss.Type: GrantFiled: December 17, 2007Date of Patent: May 31, 2011Assignee: Spansion LLCInventors: Lei Xue, Aimin Xing, Chih-Yuh Yang, Angela Hui, Chungho Lee
-
Publication number: 20110086482Abstract: A method for fabricating a floating gate memory device comprises using a buried diffusion oxide that is below the floating gate thereby producing an increased step height between the floating gate and the buried diffusion oxide. The increased step height can produce a higher GCR, while still allowing decreased cell size using a virtual ground array design.Type: ApplicationFiled: December 22, 2010Publication date: April 14, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chen-Chin Liu, Lan Ting Huang, Ling Kuey Yang, Po Hsuan Wu
-
Patent number: 7923327Abstract: Provided are a non-volatile memory device and a method of fabricating the same. The non-volatile memory device comprises: a control gate region formed by doping a semiconductor substrate with second impurities; an electron injection region formed by doping the semiconductor substrate with first impurities, where a top surface of the electron injection region includes a tip portion at an edge; a floating gate electrode covering at least a portion of the control gate region and the tip portion of the electron injection region; a first tunnel oxide layer interposed between the floating gate electrode and the control gate region; a second tunnel oxide layer interposed between the floating gate electrode and the electron injection region; a trench surrounding the electron injection region in the semiconductor substrate; and a device isolation layer pattern filled in the trench.Type: GrantFiled: June 24, 2008Date of Patent: April 12, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Sung Kun Park
-
Patent number: 7910431Abstract: On a surface of a Si substrate, a nonvolatile memory cell, an nMOS transistor, and a pMOS transistor are formed, and thereafter an interlayer insulation film covering the nonvolatile memory cell, the nMOS transistor, and the pMOS transistor is formed. Next, in the interlayer insulation film, there are formed plural contact plugs connected respectively to a control gate of the nonvolatile memory cell, a source or a drain of the nMOS transistor, and a source or a drain of the pMOS transistor. Thereafter, there is formed a single-layer wiring connecting the control gate to the sources or drains of the nMOS transistor and the pMOS transistor via the plural contact plugs.Type: GrantFiled: April 30, 2008Date of Patent: March 22, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Koji Takahashi, Shinichi Nakagawa
-
Patent number: 7906394Abstract: In FLASH EPROM cells, source diffusion continuity between horizontal and vertical source lines is provided by an arsenic implant under the stack in vertical source lines.Type: GrantFiled: June 14, 2000Date of Patent: March 15, 2011Assignee: Texas Instruments IncorporatedInventors: Freidoon Mehrod, Kyle A. Picone
-
Patent number: 7902590Abstract: The present invention provides a system comprising a semiconductor device, a method of controlling the semiconductor device in the system, and a method of manufacturing the semiconductor device in the system. The semiconductor device includes: a semiconductor region located in a semiconductor layer formed on an isolating layer; an ONO film on the semiconductor region; bit lines on either side of the semiconductor region, which are located in the semiconductor layer, and are in contact with the isolating layer; a device isolating region on two different sides of the semiconductor region from the sides on which the bit lines are located, the device isolating region being in contact with the isolating layer; and a first voltage applying unit that is coupled to the semiconductor region. In this semiconductor device, the semiconductor region is surrounded by the bit lines and the device isolating region, and is electrically isolated from other semiconductor regions.Type: GrantFiled: December 21, 2007Date of Patent: March 8, 2011Assignee: Spansion LLCInventor: Yukio Hayakawa
-
Patent number: 7897457Abstract: Bit line diffusion layers are formed in an upper part of a semiconductor substrate with a bit line contact region being interposed between the bit line diffusion layers. A conductive film is formed over the semiconductor substrate, the bit line diffusion layers, and first gate insulating films. Then, control gate electrodes are formed from the conductive film. Thereafter, at least the first gate insulating film in the bit line contact region is removed, and a connection diffusion layer is formed in the bit line contact region so as to connect the bit line diffusion layers located on both sides of the bit line contact region. When forming the control gate electrodes, the conductive film is left so as to extend over the bit line contact region and over the bit line diffusion layers located on both sides of the bit line contact region.Type: GrantFiled: March 19, 2010Date of Patent: March 1, 2011Assignee: Panasonic CorporationInventor: Masataka Kusumi
-
Patent number: 7892943Abstract: A first dielectric plug is formed in a portion of a trench that extends into a substrate of a memory device so that an upper surface of the first dielectric plug is recessed below an upper surface of the substrate. The first dielectric plug has a layer of a first dielectric material and a layer of a second dielectric material formed on the layer of the first dielectric material. A second dielectric plug of a third dielectric material is formed on the upper surface of the first dielectric plug.Type: GrantFiled: December 21, 2007Date of Patent: February 22, 2011Assignee: Micron Technology, Inc.Inventor: Michael Violette
-
Patent number: 7888203Abstract: Nonvolatile memory devices and methods of making the same are described. A nonvolatile memory device includes a string selection transistor, a plurality of memory cell transistors, and a ground selection transistor electrically connected in series to the string selection transistor and to the pluralities of memory cell transistors. Each of the transistors includes a channel region and source/drain regions. First impurity layers are formed at boundaries of the channels and the source/drain regions of the memory cell transistors. The first impurity layers are doped with opposite conductivity type impurities relative to the source/drain regions of the memory cell transistors. Second impurity layers are formed at boundaries between a channel and a drain region of the string selection transistor and between a channel and a source region of the ground selection transistor.Type: GrantFiled: February 27, 2006Date of Patent: February 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Lee, Jung-Dal Choi
-
Patent number: 7858473Abstract: A flash memory device having a spacer of a gate region formed in an oxide-nitride-oxide (ONO) structure and a source/drain region formed using the ONO structure. The outermost oxide in the ONO structure is removed and an interlayer insulating film is formed to ensure sufficient space between the gate regions. Thus, it is possible to prevent a void from being generated in the interlayer insulating film and prevent a word line from being electrically connected to a drain contact for forming a bit line.Type: GrantFiled: October 31, 2007Date of Patent: December 28, 2010Assignee: Dongbu HiTek Co., Ltd.Inventors: Jin-Ha Park, Jae-Hee Kim
-
Patent number: 7846795Abstract: A bit line of a semiconductor device includes a first interlayer dielectric film disposed on a semiconductor substrate, a plurality of bit line stacks disposed on the first interlayer dielectric film, a plurality of bit line spacers disposed on side walls of the bit line stacks, and a buffer film disposed on the bit line spacers, the first interlayer dielectric film and the bit line stacks; and a method for fabricating the same.Type: GrantFiled: June 18, 2008Date of Patent: December 7, 2010Assignee: Hynix Semiconductor Inc.Inventor: Jie Won Chung
-
Patent number: 7846796Abstract: A semiconductor device includes a plurality of channel structures on a semiconductor substrate. A bit line groove having opposing sidewalls is defined between sidewalls of adjacent ones of the plurality of channel structures.Type: GrantFiled: June 1, 2010Date of Patent: December 7, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Ho Yun, Byung-Hee Kim, Dae-Yong Kim, Hyun-Su Kim, Eun-Ji Jung, Eun-Ok Lee
-
Patent number: 7811887Abstract: Silicon trench isolation (STI) is formed between adjacent diffusions in a semiconductor device, such as between bitlines in a memory array. The STI may be self-aligned to the diffusions, and may prevent misaligned bitline (BL) contacts from contacting silicon outside of the corresponding bitlines. The bitline contacts may have sufficient overlap of the bitlines to ensure full coverage by the bitlines. Bitline oxides formed over buried bitlines may be used to self-align trenches of the STI to the bitlines. The STI trenches may be lined with a CMOS spacer, salicide blocking layer and/or a contact etch stop layer. STI may be formed after Poly-2 etch or after word line salicidation. The memory cells may be NVM devices such as NROM, SONOS, SANOS, MANOS, TANOS or Floating Gate (FG) devices.Type: GrantFiled: November 1, 2007Date of Patent: October 12, 2010Assignee: Saifun Semiconductors Ltd.Inventors: Rustom Irani, Amichai Givant
-
Patent number: 7808033Abstract: A semiconductor device of this invention is a single-layer gate nonvolatile semiconductor memory in which a floating gate having a predetermined shape is formed on a semiconductor substrate. This floating gate opposes a diffusion layer serving as a control gate via a gate oxide film and is capacitively coupled with the diffusion layer by using the gate oxide film as a dielectric film. The diffusion layer immediately below the dielectric film is insulated from the semiconductor substrate by an insulating film such as a silicon oxide film. A pair of diffusion layers are formed in surface regions of the semiconductor substrate on the two sides of the floating gate extending on a tunnel oxide film.Type: GrantFiled: July 27, 2006Date of Patent: October 5, 2010Inventor: Yoshihiro Kumazaki
-
Patent number: 7763935Abstract: A method of fabricating a non-volatile memory device at least comprises steps as follows. First, a substrate on which a bottom dielectric layer is formed is provided. Then, impurities are introduced through the bottom dielectric layer to the substrate, so as to form a plurality of spaced doped regions on the substrate. The structure is thermally annealed for pushing the spaced doped regions to diffuse outwardly. After annealing, a charge trapping layer is formed on the bottom dielectric layer, and a top dielectric layer is formed on the charge trapping layer. Finally, a gate structure (such as a polysilicon layer and a silicide) is formed on the top dielectric layer.Type: GrantFiled: June 23, 2005Date of Patent: July 27, 2010Assignee: Macronix International Co., Ltd.Inventors: Yen-Hao Shih, Shih-Chin Lee, Jung-Yu Hsieh, Erh-Kun Lai, Kuang-Yeu Hsieh
-
Patent number: 7749840Abstract: A method of forming a buried interconnection includes removing a semiconductor substrate to form a groove in the semiconductor substrate. A metal layer is formed on inner walls of the groove using an electroless deposition technique. A silicidation process is applied to the substrate having the metal layer, thereby forming a metal silicide layer on the inner walls of the groove.Type: GrantFiled: June 4, 2007Date of Patent: July 6, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Ho Yun, Byung-Hee Kim, Dae-Yong Kim, Hyun-Su Kim, Eun-Ji Jung, Eun-Ok Lee
-
Publication number: 20100155822Abstract: A reduction of a resistance of a bit line of a memory cell array and a reduction of a forming area of the memory cell array are planed. Respective bit lines running at right angles to a word line are composed of a diffusion bit line formed in a semiconductor substrate and a linear metal bit line on an upper side of the diffusion bit line. The diffusion bit line is formed in a linear pattern on a lower side of the metal bit line in the same manner, and the metal bit line is connected with the diffusion bit line between the word lines. An interlayer insulating film is formed on the memory cell array, and the metal bit line is formed with being buried in it.Type: ApplicationFiled: March 4, 2010Publication date: June 24, 2010Applicant: Renesas Technology Corp.Inventor: Satoshi SHIMIZU
-
Patent number: 7741179Abstract: A method of manufacturing a flash semiconductor device minimizes a loss of dopant caused by dopant out-diffusion. A trench is formed in a semiconductor substrate. At least one poly gate is formed in the semiconductor substrate including the trench. An RCS (Recess Common Source) region is formed in the trench. Dopant ions are implanted into the RCS region, and an annealing process is applied to the RCS region.Type: GrantFiled: July 23, 2007Date of Patent: June 22, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Hyun-Soo Shin
-
Patent number: 7732279Abstract: Semiconductor devices with an improved overlay margin and methods of manufacturing the same are provided. In one aspect, a method includes forming a buried bit line in a substrate; forming an isolation layer in the substrate to define an active region, the isolation layer being parallel to the bit line without overlapping the bit line; and forming a gate line including a gate pattern and a conductive line by forming the gate pattern in the active region and forming a conductive line that extends at a right angle to the bit line across the active region and is electrically connected to the gate pattern disposed thereunder. The gate pattern and the conductive line can be integrally formed.Type: GrantFiled: July 25, 2008Date of Patent: June 8, 2010Assignee: Samsung Electronics, Co., LtdInventor: Joon-Soo Park
-
Patent number: 7723178Abstract: A semiconductor structure fabrication method. The method includes providing a semiconductor structure which includes a first semiconductor layer and a dielectric bottom portion in the first semiconductor layer. A second semiconductor layer on the first semiconductor layer is formed. The first and second semiconductor layers include a semiconductor material. A dielectric top portion and a first STI (Shallow Trench Isolation) region are formed in the second semiconductor layer. The dielectric top portion is in direct physical contact with the dielectric bottom portion.Type: GrantFiled: July 18, 2008Date of Patent: May 25, 2010Assignee: International Business Machines CorporationInventors: James William Adkisson, Andres Bryant, Anthony Kendall Stamper, Mickey H. Yu
-
Patent number: 7713821Abstract: A silicon (Si)-on-insulator (SOI) high voltage transistor is provided with an associated fabrication process. The method provides a SOI substrate with a Si top layer. A control channel and an adjacent auxiliary channel are formed in the Si top layer. A control gate overlies the control channel and an auxiliary gate overlies the auxiliary channel. A source region is formed adjacent the control channel, and a lightly doped drain (LDD) region is interposed between the auxiliary channel and the drain. An interior drain region is interposed between the control and auxiliary channels. Typically, the Si top layer has a thickness in the range of 20 to 1000 nm. In one aspect, the Si top layer in the source, control channel, interior drain, and auxiliary channel regions is thinned to a thickness in the range of 5 to 200 nm, and raised source, drain, LDD, and interior drain regions are formed.Type: GrantFiled: June 25, 2007Date of Patent: May 11, 2010Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Jong-Jan Lee
-
Patent number: 7704831Abstract: A reduction of a resistance of a bit line of a memory cell array and a reduction of a forming area of the memory cell array are planed. Respective bit lines running at right angles to a word line are composed of a diffusion bit line formed in a semiconductor substrate and a linear metal bit line on an upper side of the diffusion bit line. The diffusion bit line is formed in a linear pattern on a lower side of the metal bit line in the same manner, and the metal bit line is connected with the diffusion bit line between the word lines. An interlayer insulating film is formed on the memory cell array, and the metal bit line is formed with being buried in it.Type: GrantFiled: May 3, 2007Date of Patent: April 27, 2010Assignee: Renesas Technology Corp.Inventor: Satoshi Shimizu
-
Patent number: 7704825Abstract: A memory capable of reducing the memory cell size is provided. This memory includes a first conductive type first impurity region formed on a memory cell array region of the main surface of a semiconductor substrate for functioning as a first electrode of a diode included in a memory cell and a plurality of second conductive type second impurity regions, formed on the surface of the first impurity region at a prescribed interval, each functioning as a second electrode of the diode.Type: GrantFiled: April 28, 2008Date of Patent: April 27, 2010Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada
-
Patent number: 7704829Abstract: A nonvolatile memory device and method for fabricating the same are provided. The nonvolatile memory device includes an active region; a source region formed in the active region; a source line formed on the source region and electrically connected with the source region, to cross over the active region; word lines aligned at each sidewall of the source line to cross over the active region in parallel with the source line; and a charge storage layer interposed between the word lines and the active region. Since the word lines are formed at both sides of the source line using an anisotropic etch-back process, without photolithography, the area of a unit cell can be reduced.Type: GrantFiled: December 30, 2005Date of Patent: April 27, 2010Assignee: LG Electronics Inc.Inventor: Sang Bum Lee
-
Patent number: 7691734Abstract: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.Type: GrantFiled: March 1, 2007Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventors: Bradley A. Orner, Robert M. Rassel, David C. Sheridan, Steven H. Voldman
-
Patent number: 7687348Abstract: A semiconductor device includes a semiconductor substrate having an insulation layer and a semiconductor layer formed on the insulation layer; a channel area formed in the semiconductor layer; a gate electrode formed on the channel area; a source area formed in the semiconductor layer and having a depth not reaching the insulation layer; a drain area formed in the semiconductor layer adjacent to the source area with the channel area in between and having a depth reaching the insulation layer; a separation area disposed next to the source area opposite to the channel area and having a depth not reaching the insulation layer; a high-concentration body area formed in the semiconductor layer at lease in a surface layer thereof and between the first separation area and the second separation area; and a body contact disposed on the high-concentration body area.Type: GrantFiled: May 11, 2007Date of Patent: March 30, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Kouichi Tani
-
Patent number: 7671405Abstract: A method of forming at least a portion of a dual bit memory core array upon a semiconductor substrate, the method comprising performing front end processing, performing a first bitline implant, or pocket implants, or both into the first bitline spacings to establish buried first bitlines within the substrate, depositing a layer of the spacer material over the charge trapping dielectric and the polysilicon layer features, forming a sidewall spacer adjacent to the charge trapping dielectric and the polysilicon layer features to define second bitline spacings between adjacent memory cells, performing a deep arsenic implant into the second bitline spacings to establish a second bitline within the structure that is deeper than the first bit line, removing the sidewall spacers and performing back end processing.Type: GrantFiled: December 26, 2006Date of Patent: March 2, 2010Assignee: Spansion LLCInventors: Timothy Thurgate, Yi He, Ming-Sang Kwan, Zhizheng Liu, Xuguang Wang
-
Patent number: 7638393Abstract: In a non-volatile memory structure, the source/drain regions are surrounded by a nitrogen-doped region. As a result, an interface between the substrate and the charge trapping layer above the nitrogen-doped region is passivated by a plurality of nitrogen atoms. The nitrogen atoms can improve data retention, and performance of cycled non-volatile memory devices.Type: GrantFiled: May 2, 2006Date of Patent: December 29, 2009Assignee: Macronix International Co., Ltd.Inventor: Yen-Hao Shih
-
Patent number: 7602007Abstract: A semiconductor device of this invention is a single-layer gate nonvolatile semiconductor memory in which a floating gate having a predetermined shape is formed on a semiconductor substrate. This floating gate opposes a diffusion layer serving as a control gate via a gate oxide film and is capacitively coupled with the diffusion layer by using the gate oxide film as a dielectric film. The diffusion layer immediately below the dielectric film is insulated from the semiconductor substrate by an insulating film such as a silicon oxide film. A pair of diffusion layers are formed in surface regions of the semiconductor substrate on the two sides of the floating gate extending on a tunnel oxide film.Type: GrantFiled: March 8, 2006Date of Patent: October 13, 2009Inventor: Yoshihiro Kumazaki
-
Patent number: 7579237Abstract: A method of manufacturing a nonvolatile memory device includes forming a plurality of device isolation regions in a semiconductor substrate, forming a tunneling insulation layer on the semiconductor substrate, forming a first preliminary polysilicon layer in communication with the tunneling insulation layer and the device isolation regions, forming a preliminary amorphous silicon layer on the first preliminary silicon layer, forming a second preliminary polysilicon layer on the preliminary amorphous silicon layer, and patterning the second preliminary polysilicon layer, the preliminary amorphous silicon layer, and the first preliminary polysilicon layer to form a floating gate layer.Type: GrantFiled: January 16, 2007Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Kyoung Lee, Jin-Hong Kim, Dong-Hwan Kim, Won-Sik Shin, Woong Lee
-
Patent number: 7572697Abstract: A method of manufacturing flash memory devices wherein, after gate lines are formed, an HDP oxide film having at least the same height as that of a floating gate is formed between the gate lines. Spacers are formed between the remaining spaces using a nitride film. Accordingly, the capacitance between the floating gates can be lowered. After an ion implantation process is performed, spacers can be removed. It is therefore possible to secure contact margin of the device.Type: GrantFiled: May 25, 2006Date of Patent: August 11, 2009Assignee: Hynix Semiconductor Inc.Inventor: Young Ok Hong
-
Patent number: 7544569Abstract: A split gate NAND flash memory structure is formed on a semiconductor substrate of a first conductivity type. The NAND structure comprises a first region of a second conductivity type and a second region of the second conductivity type in the substrate, spaced apart from the first region, thereby defining a channel region therebetween. A plurality of floating gates are spaced apart from one another and each is insulated from the channel region. A plurality of control gates are spaced apart from one another, with each control gate insulated from the channel region. Each of the control gate is between a pair of floating gates and is capacitively coupled to the pair of floating gates. A plurality of select gates are spaced apart from one another, with each select gate insulated from the channel region. Each select gate is between a pair of floating gates.Type: GrantFiled: September 5, 2006Date of Patent: June 9, 2009Assignee: Silicon Storage Technology, Inc.Inventors: Feng Gao, Ya-Fen Lin, John W. Cooksey, Changyuan Chen, Yuniarto Widjaja, Dana Lee
-
Patent number: 7544558Abstract: This invention is forming the DMOS channel after CMOS active layer before gate poly layer to make the modular DMOS process step easily adding into the sub-micron CMOS or BiCMOS process. And DMOS source is formed by implant which is separated by a spacer self-aligned to the window for DMOS body. By this method, the performance of CMOS and bipolar devices formed original CMOS or BiCMOS process keeps no change. The product design kit, such as standard cell library of CMOS and BiCMOS, can be used continuously with no change.Type: GrantFiled: March 13, 2006Date of Patent: June 9, 2009Assignee: BCD Semiconductor Manufacturing LimitedInventors: Chong Ren, Xian-Feng Liu, Huang Hai Tao
-
Patent number: 7517755Abstract: A method for fabricating a semiconductor device includes forming a gate structure comprising a stacked structure of a gate electrode and a gate hard mask layer over a semiconductor substrate having a device isolation structure. An insulating film filling up the gate structure is formed. A predetermined region of the insulating film is selectively etched to expose the semiconductor substrate of a bit line contact region. A C-HALO ion implantation process is subjected to the exposed semiconductor substrate. The insulating film is removed.Type: GrantFiled: June 8, 2006Date of Patent: April 14, 2009Assignee: Hynix Semiconductor Inc.Inventor: Jin Bae Kim
-
Patent number: 7518176Abstract: Distance ?m between a floating gate and a drain contact of a floating gate transistor forming a memory cell is set to be greater than a distance ? determined based on a minimum design dimension between a control gate and a contact of a peripheral transistor. Data retention characteristics of a programmable memory which stores data in accordance with the amount of accumulated charges in the floating gate can be ensured without being affecting by mask misalignment or the like.Type: GrantFiled: April 27, 2006Date of Patent: April 14, 2009Assignee: Renesas Technology Corp.Inventors: Takashi Tanaka, Seiichi Endo
-
Patent number: 7514318Abstract: A method for fabricating non-volatile memory cells is provided. The method includes providing a substrate, forming a first dopant region in the substrate, forming a second dopant region in the first dopant region, growing a first isolation region over a first portion of the substrate, the first dopant region, and the second dopant region, growing a second isolation region over a second portion of the substrate, the first dopant region, and the second dopant region, defining a contact region in the second dopant region, the contact region extending between the first isolation region and the second isolation region, depositing a gate oxide layer to form a first gate dielectric atop the first isolation region and a portion of the contact region, and overlaying a gate conductive layer on top of the gate oxide layer to form a first gate conductor atop the first gate dielectric.Type: GrantFiled: January 18, 2008Date of Patent: April 7, 2009Assignee: Micrel, Inc.Inventor: Paul M. Moore
-
Patent number: 7501322Abstract: A semiconductor memory device includes a semiconductor substrate having a trench therein. First and second gate patterns are formed on a surface of the substrate adjacent the trench, a respective one of which is on a respective opposing side of the trench. A split source/drain region is formed in the substrate between the first gate pattern and the second gate pattern such that the split source/drain region is divided by the trench. The split source/drain region includes a first source/drain subregion between the first gate pattern and the trench and a second source/drain subregion between the second gate pattern and the trench and spaced apart from the first source/drain subregion. A connecting region is formed in the substrate that extends around the trench from the first source/drain subregion to the second source/drain subregion. Related methods are also discussed.Type: GrantFiled: November 10, 2006Date of Patent: March 10, 2009Assignee: Sungwoo Electronics Co., Ltd.Inventors: Sung-Hoi Hur, Jung-Dal Choi
-
Patent number: 7465632Abstract: A method for forming a buried doped region is provided. A first insulating layer is formed on a substrate and the first insulating layer is patterned to from an opening that extends in a first direction. A buried doped region is formed in the substrate exposed by the opening. Thereafter, a second insulating layer is formed on the substrate to fill the opening. The second insulating layer together with the first insulation layer form a third insulating layer. The third insulating layer is patterned to form an isolation layer that exposes the substrate and the buried doped region. The isolation layer extends in a second direction and crosses over the first direction. A semiconductor layer is formed on the substrate to fill the areas on the respective sides of the isolation layer.Type: GrantFiled: October 28, 2005Date of Patent: December 16, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Chiu-Tsung Huang, Su-Yuan Chang