Having Additional Gate Electrode Surrounded By Dielectric (i.e., Floating Gate) Patents (Class 438/257)
-
Patent number: 11665972Abstract: A semiconductor structure and a method for forming the semiconductor structure are provided. The semiconductor structure includes a substrate, and a conductive layer in the substrate and having a surface exposed by the substrate. A groove is formed in the substrate and adjacent to the conductive layer, and a sidewall of the groove exposes a portion of a sidewall surface of the conductive layer. The semiconductor structure also includes a lower electrode layer located in the groove and on a top surface of the conductive layer. The lower electrode layer covers the top surface and the portion of the sidewall surface of the conductive layer.Type: GrantFiled: September 26, 2020Date of Patent: May 30, 2023Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventor: Ming Zhou
-
Patent number: 11664070Abstract: An in-memory computation device and computation method are provided. The in-memory computation device, including a memory cell array, an input buffer, and a sense amplifier, is provided. The memory cell array includes a memory cell block. The memory cell block corresponds to at least one word line, and stores multiple weight values. Memory cells on the memory cell block respectively store multiple bits of each weight value. The input buffer is coupled to multiple bit lines, and respectively transmits multiple input signals to the bit lines. The memory cell array performs a multiply-add operation on the input signals and the weight values to generate multiple first operation results corresponding to multiple bit orders. The sense amplifier adds the first operation results to generate a second operation result according to the bit orders corresponding to the first operation results.Type: GrantFiled: June 10, 2021Date of Patent: May 30, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Hsuan Lin, Po-Hao Tseng, Feng-Min Lee, Ming-Hsiu Lee
-
Patent number: 11658132Abstract: Some embodiments include an integrated assembly having a semiconductor die with memory array regions and one or more regions peripheral to the memory array regions. A stack of alternating insulative and conductive levels extends across the memory array regions and passes into at least one of the peripheral regions. The stack generates bending stresses on the die. At least one stress-moderating region extends through the stack and is configured to alleviate the bending stresses.Type: GrantFiled: December 22, 2021Date of Patent: May 23, 2023Assignee: Micron Technology, Inc.Inventors: Rohit Kothari, Lifang Xu, Jian Li
-
Patent number: 11658224Abstract: The present disclosure, in some embodiments, relates to an integrated chip. The integrated chip includes a source/drain region arranged within a substrate. A first select gate is arranged over the substrate, and a first memory gate is arranged over the substrate and separated from the source/drain region by the first select gate. An inter-gate dielectric structure is arranged between the first memory gate and the first select gate. The inter-gate dielectric structure extends under the first memory gate. A height of the inter-gate dielectric structure decreases along a direction extending from the first select gate to the first memory gate.Type: GrantFiled: June 15, 2021Date of Patent: May 23, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Ming Wu, Wei Cheng Wu, Shih-Chang Liu, Harry-Hak-Lay Chuang, Chia-Shiung Tsai
-
Patent number: 11653496Abstract: The total silicon area used by a plurality of high voltage transistors in an array of NAND cells is reduced by modifying the silicon area layout such that the size of the source and drain of each of the plurality of high voltage transistors is dependent on the maximum voltage to be applied to each of the source and drain for the respective one of the plurality of high voltage transistors.Type: GrantFiled: September 25, 2020Date of Patent: May 16, 2023Assignee: Intel CorporationInventors: Chang Wan Ha, Chuan Lin, Deepak Thimmegowda, Zengtao Liu, Binh N. Ngo, Soo-yong Park
-
Patent number: 11646363Abstract: Some embodiments include methods of forming charge storage transistor gates and standard FET gates in which common processing is utilized for fabrication of at least some portions of the different types of gates. FET and charge storage transistor gate stacks may be formed. The gate stacks may each include a gate material, an insulative material, and a sacrificial material. The sacrificial material is removed from the FET and charge storage transistor gate stacks. The insulative material of the FET gate stacks is etched through. A conductive material is formed over the FET gate stacks and over the charge storage transistor gate stacks. The conductive material physically contacts the gate material of the FET gate stacks, and is separated from the gate material of the charge storage transistor gate stacks by the insulative material remaining in the charge storage transistor gate stacks. Some embodiments include gate structures.Type: GrantFiled: March 19, 2021Date of Patent: May 9, 2023Assignee: Micron Technology, Inc.Inventor: Yongjun Jeff Hu
-
Patent number: 11646381Abstract: A method for manufacturing a non-volatile memory device includes forming a device isolation structure in a substrate, forming a floating gate, an inner layer dielectric (ILD) layer, and a floating gate contact on the substrate, and forming an interconnect structure on the ILD layer. The interconnect structure includes alternately stacked metal layers and inter metal dielectric (IMD) layers and vias connecting the upper and lower metal layers. In the method, after the ILD layer is formed, first and second comb-shaped contacts are simultaneously formed in at least one of the ILD layer and the IMD layers above the device isolation structure, wherein the first comb-shaped contact is a floating gate extension part, and the second comb-shaped contact is a control gate. During the forming of the interconnect structure, a structure is simultaneously formed for electrically connecting the floating gate extension part to the floating gate contact.Type: GrantFiled: June 21, 2022Date of Patent: May 9, 2023Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shiangshiou Yen, Bo-An Tsai
-
Patent number: 11637019Abstract: A semiconductor device includes a stacked structure on a substrate. The stacked structure includes stepped regions and a central region between the stepped regions, an upper insulation layer on the stacked structure, and a capping insulation layer on the stepped regions of the stacked structure. The capping insulation layer includes a first upper end portion and a second upper end portion that are adjacent to the upper insulation layer. The upper insulation layer is between the first upper end portion and the second upper end portion. The first upper end portion and the second upper end portion extends a first height relative to the substrate that is different from a second height relative to the substrate of the second upper end portion.Type: GrantFiled: August 3, 2021Date of Patent: April 25, 2023Inventors: Chang Sun Hwang, Han Sol Seok, Hyun Ku Kang, Byoung Ho Kwon, Chung Ki Min
-
Patent number: 11638378Abstract: A method for fabricating a semiconductor device includes: forming a first gate dielectric layer in a first and a second regions of a peripheral region of a substrate; forming a first conductive layer and a first hard mask layer over the substrate; forming a first mask layer on the first hard mask layer in the first region; removing the first hard mask layer outside the first region; removing the first hard mask layer; performing a wet etch process by taking the first hard mask layer as a mask, and removing the first conductive layer and the first gate dielectric layer outside the first region; removing the first hard mask layer and the first conductive layer; forming a second gate dielectric layer in the second region; and forming a first and a second gate conductive layers in the first and the second regions respectively.Type: GrantFiled: May 11, 2021Date of Patent: April 25, 2023Assignee: Winbond Electronics Corp.Inventors: Che-Fu Chuang, Hsiu-Han Liao
-
Patent number: 11631716Abstract: A memory device includes a cross-point array of spin-torque transfer MRAM cells. First rail structures laterally extend along a first horizontal direction. Each of the first rail structures includes a vertical stack including, from bottom to top, a first electrically conductive line, a reference layer having a fixed magnetization direction, and a tunnel barrier layer. Second rail structures laterally extend along a second horizontal direction. Each of the second rail structures includes a second electrically conductive line that overlies the first rail structures. A two-dimensional array of pillar structures is located between a respective one of the first rail structures and a respective one of the second rail structures. Each of the pillar structures includes a free layer having energetically stable magnetization orientations that are parallel or antiparallel to the fixed magnetization direction.Type: GrantFiled: September 17, 2021Date of Patent: April 18, 2023Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Lei Wan, Jordan Katine, Tsai-Wei Wu
-
Patent number: 11600628Abstract: Embodiments of the disclosure provide a floating gate memory cell, including: a silicon-on-insulator (SOI) substrate, the SOI substrate including a semiconductor bulk substrate, a buried oxide layer formed on the semiconductor bulk substrate, and a semiconductor layer formed on the buried oxide layer; a memory device, including: a control gate formed in the semiconductor layer of the SOI substrate; an insulating layer formed on the control gate; and a floating gate formed on the insulating layer; and a transistor device electrically connected to the memory device. The transistor device includes an active region formed in the semiconductor layer of the SOI substrate.Type: GrantFiled: January 15, 2020Date of Patent: March 7, 2023Assignee: GLOBALFOUNDRIES U.S. Inc.Inventor: Thomas Melde
-
Patent number: 11587942Abstract: According to one embodiment, a semiconductor memory device includes: a substrate; a semiconductor above the substrate functioning as a channel of a cell transistor; a first silicon nitride layer above the semiconductor having an internal compressive stress of a first value; and a second silicon nitride layer above the first silicon nitride layer having an internal compressive stress of a second value. The second value is greater than the first value.Type: GrantFiled: August 6, 2020Date of Patent: February 21, 2023Assignee: Kioxia CorporationInventors: Tomohiro Kuki, Tatsufumi Hamada
-
Patent number: 11573077Abstract: Methods and systems for measuring optical properties of transistor channel structures and linking the optical properties to the state of strain are presented herein. Optical scatterometry measurements of strain are performed on metrology targets that closely mimic partially manufactured, real device structures. In one aspect, optical scatterometry is employed to measure uniaxial strain in a semiconductor channel based on differences in measured spectra along and across the semiconductor channel. In a further aspect, the effect of strain on measured spectra is decorrelated from other contributors, such as the geometry and material properties of structures captured in the measurement. In another aspect, measurements are performed on a metrology target pair including a strained metrology target and a corresponding unstrained metrology target to resolve the geometry of the metrology target under measurement and to provide a reference for the estimation of the absolute value of strain.Type: GrantFiled: June 3, 2021Date of Patent: February 7, 2023Assignee: KLA CorporationInventors: Houssam Chouaib, Aaron Rosenberg, Kai-Hsiang Lin, Dawei Hu, Zhengquan Tan
-
Patent number: 11569380Abstract: A semiconductor structure is provided, and the semiconductor structure includes a substrate, and an active area is defined thereon, a gate structure spanning the active area, wherein the overlapping range of the gate structure and the active area is defined as an overlapping region, and the overlapping region includes four corners, and at least one salicide block covering the four corners of the overlapping region.Type: GrantFiled: July 2, 2021Date of Patent: January 31, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei-Hsuan Chang, Ming-Hua Tsai, Chin-Chia Kuo
-
Patent number: 11563127Abstract: In some implementations, one or more semiconductor processing tools may form a triple-stacked polysilicon structure on a substrate of a semiconductor device. The one or more semiconductor processing tools may form one or more polysilicon-based devices on the substrate of the semiconductor device, wherein the triple-stacked polysilicon structure has a first height that is greater than one or more second heights of the one or more polysilicon-based devices. The one or more semiconductor processing tools may perform a chemical-mechanical polishing (CMP) operation on the semiconductor device, wherein performing the CMP operation comprises using the triple-stacked polysilicon structure as a stop layer for the CMP operation.Type: GrantFiled: January 7, 2021Date of Patent: January 24, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Chung Jen, Ya-Chi Hung, Yu-Chun Shen, Shun-Neng Wang, Wen-Chih Chiang
-
Patent number: 11551763Abstract: A semiconductor memory device includes a precharge block, a select block, a peripheral circuit, and control logic. The precharge block is connected to bit lines and includes memory cells in an erase state. The select block shares the bit lines with the precharge block and includes memory cells in a program state. The peripheral circuit performs erase operation on the select block. The control logic controls the peripheral circuit to turn on a first circuit connected to the precharge block and apply first voltage to global lines connected to the first circuit when erase voltage is applied to a source line commonly connected to the precharge block and the select block. The memory cells of the precharge block are turned on by the first voltage applied from the global lines, and the erase voltage applied to the source line is transferred to the bit lines through the precharge block.Type: GrantFiled: January 28, 2021Date of Patent: January 10, 2023Assignee: SK hynix Inc.Inventor: Hee Youl Lee
-
Patent number: 11551738Abstract: A memory device includes a well, a poly layer, a dielectric layer, an alignment layer and an active area. The poly layer is formed above the well. The dielectric layer is formed above the poly layer. The alignment layer is formed on the dielectric layer, used to receive an alignment layer voltage and substantially aligned with the dielectric layer in a projection direction. The active area is formed on the well. The dielectric layer is thicker than the alignment layer. A first overlap area of the poly layer and the active area is smaller than a second overlap area of the poly layer and the dielectric layer excluding the first overlap area.Type: GrantFiled: April 8, 2021Date of Patent: January 10, 2023Assignee: eMemory Technology Inc.Inventors: Chia-Jung Hsu, Wei-Ren Chen, Wein-Town Sun
-
Patent number: 11527538Abstract: The present application discloses a method for fabricating a semiconductor device including providing a substrate comprising an array region and a peripheral region surrounding the array region, forming a first semiconductor element positioned above the peripheral region and having a first threshold voltage and a second semiconductor element positioned above the peripheral region and having a second threshold voltage, and forming a plurality of capacitor structures positioned above the peripheral region of the substrate. The first threshold voltage of the first semiconductor element is different from the second threshold voltage of the second semiconductor element.Type: GrantFiled: May 20, 2021Date of Patent: December 13, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang
-
Patent number: 11521977Abstract: A method of manufacturing a semiconductor memory device and a semiconductor memory device, the method including providing a substrate that includes a cell array region and a peripheral circuit region; forming a mask pattern that covers the cell array region and exposes the peripheral circuit region; growing a semiconductor layer on the peripheral circuit region exposed by the mask pattern such that the semiconductor layer has a different lattice constant from the substrate; forming a buffer layer that covers the cell array region and exposes the semiconductor layer; forming a conductive layer that covers the buffer layer and the semiconductor layer; and patterning the conductive layer to form conductive lines on the cell array region and to form a gate electrode on the peripheral circuit region.Type: GrantFiled: September 10, 2021Date of Patent: December 6, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kiseok Lee, Chan-Sic Yoon, Augustin Hong, Keunnam Kim, Dongoh Kim, Bong-Soo Kim, Jemin Park, Hoin Lee, Sungho Jang, Kiwook Jung, Yoosang Hwang
-
Patent number: 11508782Abstract: In some embodiments, the present disclosure relates to a method to form an integrated chip. The method may be performed by forming magnetic tunnel junction (MTJ) layers over a bottom electrode layer, and forming a sacrificial dielectric layer over the MTJ layers. The sacrificial dielectric layer is patterned to define a cavity, and a top electrode material is formed within the cavity. The sacrificial dielectric layer is removed and the MTJ layers are patterned according to the top electrode material to define an MTJ stack, after removing the sacrificial dielectric layer.Type: GrantFiled: May 15, 2019Date of Patent: November 22, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chern-Yow Hsu
-
Patent number: 11502181Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a substrate, a gate structure positioned on the substrate, and a plurality of word lines positioned apart from the gate structure, wherein a top surface of the gate structure and top surfaces of the plurality of word lines are at a same vertical level.Type: GrantFiled: November 8, 2019Date of Patent: November 15, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang
-
Patent number: 11482530Abstract: Numerous embodiments of a precision tuning algorithm and apparatus are disclosed for precisely and quickly depositing the correct amount of charge on the floating gate of a non-volatile memory cell within a vector-by-matrix multiplication (VMM) array in an artificial neural network. Selected cells thereby can be programmed with extreme precision to hold one of N different values.Type: GrantFiled: July 2, 2020Date of Patent: October 25, 2022Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Hieu Van Tran, Steven Lemke, Vipin Tiwari, Nhan Do, Mark Reiten
-
Patent number: 11468951Abstract: The present disclosure relates to a method for programming flash memory, which includes: providing a flash memory structure having a floating gate, and floating a source of the flash memory structure; separately applying voltages to a drain and a substrate, to form an electric field, and generating electron-hole pairs, to generate primary electrons, where the voltage applied to the substrate is less than the voltage applied to the drain; accelerating holes downward under the action of the electric field to collide with the substrate in the flash memory structure within a preset time, to generate secondary electrons; and separately applying voltages to a gate and the substrate, where the voltage applied to the substrate is less than the voltage applied to the gate, and enabling the secondary electrons to generate tertiary electrons to inject the tertiary electrons into the floating gate, to complete a programming operation.Type: GrantFiled: August 26, 2021Date of Patent: October 11, 2022Assignee: CHINA FLASH CO., LTD.Inventors: Hong Nie, Jingwei Chen
-
Patent number: 11450693Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells having horizontally oriented access devices having a first source/drain region and a second source drain region separated by a channel region, and gates opposing the channel region, vertically oriented access lines coupled to the gates and separated from a channel region by a gate dielectric. The memory cells have epitaxially grow single crystal silicon to fill the first horizontal opening and house a first source/drain in electrical contact with a conductive material and to form part of an integral, horizontally oriented, conductive digit line. The memory cells also have horizontally oriented storage nodes coupled to the second source/drain region and horizontally oriented digit lines coupled to the first source/drain region.Type: GrantFiled: September 29, 2020Date of Patent: September 20, 2022Assignee: Micron Technology, Inc.Inventors: Haitao Liu, Si-Woo Lee
-
Patent number: 11437475Abstract: A split-gate flash memory cell includes a semiconductor substrate having thereon a select gate oxide layer and a floating gate oxide layer. A floating gate is disposed on the floating gate oxide layer. A football-shaped oxide layer is disposed on the floating gate. The floating gate includes tips under the football-shaped oxide layer. A select gate is disposed on the select gate oxide layer and extended onto the football-shaped oxide layer. An inter-poly oxide layer is between the select gate and the floating gate. The inter-poly oxide layer has a thickness smaller than a thickness of the select gate oxide layer. A source region is formed in the semiconductor substrate and adjacent to the floating gate. A drain region is formed in the semiconductor substrate and adjacent to the select gate.Type: GrantFiled: February 18, 2021Date of Patent: September 6, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Haw Lee, Tzu-Ping Chen
-
Patent number: 11424255Abstract: A semiconductor device includes a substrate, an isolation feature, a floating gate, and a control gate. The substrate has a protruding portion. The isolation feature surrounds the protruding portion of the substrate. The floating gate is over the protruding portion of the substrate, in which a sidewall of the floating gate is aligned with a sidewall of the protruding portion of the substrate. The control gate is over the floating gate.Type: GrantFiled: February 11, 2020Date of Patent: August 23, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Chyi Liu, Chih-Ren Hsieh, Sheng-Chieh Chen
-
Patent number: 11424257Abstract: A method for manufacturing a semiconductor structure includes forming a first oxide layer on a wafer; forming a silicon nitride layer on the first oxide layer; forming a plurality of trenches; filling an oxide material in the trenches to form a plurality of shallow trench isolation regions; removing the silicon nitride layer without removing the first oxide layer; using a photomask to apply a photoresist for covering a first part of the first oxide layer on a first area and exposing a second part of the first oxide layer on a second area; and removing the second part of the first oxide layer while remaining the first part of the first oxide layer.Type: GrantFiled: April 21, 2020Date of Patent: August 23, 2022Assignee: eMemory Technology Inc.Inventors: Wein-Town Sun, Chun-Hsiao Li
-
Patent number: 11417742Abstract: A memory cell includes a substrate. A first STI and a second STI are embedded within the substrate. The first STI and the second STI extend along a first direction. An active region is disposed on the substrate and between the first STI and the second STI. A control gate is disposed on the substrate and extends along a second direction. The first direction is different from the second direction. A tunneling region is disposed in the active region overlapping the active region. A first trench is embedded within the tunneling region. Two second trenches are respectively embedded within the first STI and the second STI. The control gate fills in the first trench and the second trenches. An electron trapping stack is disposed between the tunneling region and the control gate.Type: GrantFiled: March 31, 2021Date of Patent: August 16, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Hao Pan, Chi-Cheng Huang, Kuo-Lung Li, Szu-Ping Wang, Po-Hsuan Chen, Chao-Sheng Cheng
-
Patent number: 11411097Abstract: Provided is a semiconductor device including a substrate, a plurality of memory cells, and at least one dummy gate structure. The substrate has a memory cell region and a dummy region. The memory cells are disposed on the substrate in the memory cell region. Each memory cell includes: adjacent two stack structures disposed on the substrate; two select gates respectively disposed outside the adjacent two stack structures; and an erase gate disposed between the adjacent two stack structures. The erase gate has a step between a topmost top surface and a lowermost top surface of the erase gate. The at least one dummy gate structure is disposed on the substrate in the dummy region.Type: GrantFiled: October 12, 2020Date of Patent: August 9, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Chuan Lin, Chiang-Ming Chuang, Shang-Yen Wu
-
Patent number: 11409352Abstract: Numerous embodiments of power management techniques are disclosed for various operations involving one or more vector-by-matrix multiplication (VMM) arrays within an artificial neural network.Type: GrantFiled: March 14, 2019Date of Patent: August 9, 2022Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Hieu Van Tran, Vipin Tiwari, Mark Reiten, Nhan Do
-
Patent number: 11404545Abstract: A method of forming a memory device that includes forming a first polysilicon layer using a first polysilicon deposition over a semiconductor substrate, forming an insulation spacer on the first polysilicon layer, and removing some of the first polysilicon layer to leave a first polysilicon block under the insulation spacer. A source region is formed in the substrate adjacent a first side surface of the first polysilicon block. A second polysilicon layer is formed using a second polysilicon deposition. The second polysilicon layer is partially removed to leave a second polysilicon block over the substrate and adjacent to a second side surface of the first polysilicon block. A third polysilicon layer is formed using a third polysilicon deposition. The third polysilicon layer is partially removed to leave a third polysilicon block over the source region. A drain region is formed in the substrate adjacent to the second polysilicon block.Type: GrantFiled: February 20, 2020Date of Patent: August 2, 2022Assignee: Silicon Storage Technology, Inc.Inventors: Chunming Wang, Xian Liu, Nhan Do, Leo Xing, Guo Yong Liu, Melvin Diao
-
Patent number: 11398505Abstract: Embodiments of the present disclosure provide a display substrate, a display panel, a display device, and a manufacturing method of the display substrate. The display substrate includes a display region and a peripheral region located at an outer side of the display region, and the peripheral region includes a bonding region. The display substrate includes: a base substrate, and a first metal pattern and a second metal pattern which are provided on the base substrate and located in the bonding region, the second metal pattern covers at least a portion of at least one side surface of the first metal pattern, and an activity of a metal of the second metal pattern is weaker than an activity of a metal of the first metal pattern.Type: GrantFiled: June 27, 2019Date of Patent: July 26, 2022Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Zheng Bao, Hongwei Hu, Yanxia Xin, Xueping Li, Yihao Wu, Gong Chen, Peng Xu
-
Patent number: 11393839Abstract: Disclosed is a semiconductor device with improved electrical characteristics and a method for fabricating the same, and the method may include forming an alternating stack in which dielectric layers and sacrificial layers are alternately stacked on a substrate, forming a first through portion in the alternating stack, etching first portions of the sacrificial layers through the first through portion, to form lateral recesses between the dielectric layers, forming charge trapping layers isolated in the lateral recesses, forming a second through portion by etching the alternating stack in which second portions of the sacrificial layers remain, removing the second portions of the sacrificial layers through the second through portion, to form gate recesses that expose non-flat surfaces of the charge trapping layers, flattening the non-flat surfaces of the charge trapping layers, and forming a gate electrode that fills the gate recesses.Type: GrantFiled: May 4, 2020Date of Patent: July 19, 2022Assignee: SK hynix Inc.Inventors: Jin-Ho Bin, Il-Young Kwon, Hye-Hyeon Byeon, Dong-Chul Yoo
-
Patent number: 11380591Abstract: Methods for manufacturing semiconductor structures are provided. The method includes alternately stacking sacrificial layers and semiconductor layers over a substrate to form a semiconductor stack and forming a first mask structure and a second mask structure over the semiconductor stack. In addition, a width of the first mask structure is substantially equal to a width of the second mask structure. The method further includes forming spacers on sidewalls of the second mask structure and patterning the semiconductor stack to form a first fin structure overlapping the first mask structure and a second fin structure overlapping the second mask structure and the spacers. In addition, the first fin structure has a first width and the second fin structure has a second width different from the first width. The method further includes removing the sacrificial layers to form first nanostructures and second nanostructures.Type: GrantFiled: October 16, 2020Date of Patent: July 5, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Cheng Ching, Shi-Ning Ju, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11374046Abstract: A semiconductor structure is disclosed. The semiconductor structure includes: a semiconductor substrate having a front surface and a back surface facing opposite to the front surface; a filling material extending from the front surface into the semiconductor substrate without penetrating through the semiconductor substrate, the filling material including an upper portion and a lower portion, the upper portion being in contact with the semiconductor substrate; and an epitaxial layer lined between the lower portion of the filling material and the semiconductor substrate. An associated manufacturing method is also disclosed.Type: GrantFiled: April 15, 2020Date of Patent: June 28, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Sheng-Chan Li, I-Nan Chen, Tzu-Hsiang Chen, Yu-Jen Wang, Yen-Ting Chiang, Cheng-Hsien Chou, Cheng-Yuan Tsai
-
Patent number: 11373856Abstract: A support for a semiconductor structure includes a base substrate, a first silicon dioxide insulating layer positioned on the base substrate and having a thickness greater than 20 nm, and a charge trapping layer having a resistivity higher than 1000 ohm·cm and a thickness greater than 5 microns positioned on the first insulating layer.Type: GrantFiled: January 11, 2018Date of Patent: June 28, 2022Assignee: SoitecInventors: Patrick Reynaud, Marcel Broekaart, Frederic Allibert, Christelle Veytizou, Luciana Capello, Isabelle Bertrand
-
Patent number: 11374021Abstract: A nonvolatile semiconductor memory device that have a new structure are provided, in which memory cells are laminated in a three dimensional state so that the chip area may be reduced. The nonvolatile semiconductor memory device of the present invention is a nonvolatile semiconductor memory device that has a plurality of the memory strings, in which a plurality of electrically programmable memory cells is connected in series. The memory strings comprise a pillar shaped semiconductor; a first insulation film formed around the pillar shaped semiconductor; a charge storage layer formed around the first insulation film; the second insulation film formed around the charge storage layer; and first or nth electrodes formed around the second insulation film (n is natural number more than 1). The first or nth electrodes of the memory strings and the other first or nth electrodes of the memory strings are respectively the first or nth conductor layers that are spread in a two dimensional state.Type: GrantFiled: January 5, 2021Date of Patent: June 28, 2022Assignee: KIOXIA CORPORATIONInventors: Masaru Kito, Hideaki Aochi, Ryota Katsumata, Akihiro Nitayama, Masaru Kidoh, Hiroyasu Tanaka, Yoshiaki Fukuzumi, Yasuyuki Matsuoka, Mitsuru Sato
-
Patent number: 11367833Abstract: A memory cell can include a top lamina layer, a bottom lamina layer, and a phase change material (PCM) layer between the top lamina layer and the bottom lamina layer. The PCM layer can have a top surface in direct contact with the top lamina layer and a bottom surface in direct contact with the bottom lamina layer. The top surface of the PCM layer and the bottom surface of the PCM layer can have a structurally stabilizing width ratio.Type: GrantFiled: September 28, 2018Date of Patent: June 21, 2022Assignee: Intel CorporationInventors: Pavan Kumar Reddy Aella, Kolya Yastrebenetsky, Masuji Honjo
-
Patent number: 11362100Abstract: Memory cells formed on upwardly extending fins of a semiconductor substrate, each including source and drain regions with a channel region therebetween, a floating gate extending along the channel region and wrapping around the fin, a word line gate extending along the channel region and wrapping around the fin, a control gate over the floating gate, and an erase gate over the source region. The control gates are a continuous conductive strip of material. First and second fins are spaced apart by a first distance. Third and fourth fins are spaced apart by a second distance. The second and third fins are spaced apart by a third distance greater than the first and second distances. The continuous strip includes a portion disposed between the second and third fins, but no portion of the continuous strip is disposed between the first and second fins nor between the third and fourth fins.Type: GrantFiled: October 13, 2020Date of Patent: June 14, 2022Assignee: Silicon Storage Technology, Inc.Inventors: Feng Zhou, Xian Liu, Steven Lemke, Hieu Van Tran, Nhan Do
-
Patent number: 11362106Abstract: A nonvolatile semiconductor memory device that have a new structure are provided, in which memory cells are laminated in a three dimensional state so that the chip area may be reduced. The nonvolatile semiconductor memory device of the present invention is a nonvolatile semiconductor memory device that has a plurality of the memory strings, in which a plurality of electrically programmable memory cells is connected in series. The memory strings comprise a pillar shaped semiconductor; a first insulation film formed around the pillar shaped semiconductor; a charge storage layer formed around the first insulation film; the second insulation film formed around the charge storage layer; and first or nth electrodes formed around the second insulation film (n is natural number more than 1). The first or nth electrodes of the memory strings and the other first or nth electrodes of the memory strings are respectively the first or nth conductor layers that are spread in a two dimensional state.Type: GrantFiled: January 5, 2021Date of Patent: June 14, 2022Assignee: KIOXIA CORPORATIONInventors: Masaru Kito, Hideaki Aochi, Ryota Katsumata, Akihiro Nitayama, Masaru Kidoh, Hiroyasu Tanaka, Yoshiaki Fukuzumi, Yasuyuki Matsuoka, Mitsuru Sato
-
Patent number: 11362099Abstract: A non-volatile memory device includes a substrate, a stacked structure, an anti-fuse gate, a gate dielectric layer, a first doping region, and a second doping region. The stacked structure is formed on the substrate and includes a floating gate, a select logic gate, a logic gate dielectric layer, and an inter-polysilicon layer dielectric layer. The select logic gate is disposed on the floating gate, the logic gate dielectric layer is disposed between the floating gate and the substrate, and the inter-polysilicon layer dielectric layer is disposed between the floating gate and the select logic gate. The anti-fuse gate is disposed on the substrate, and the gate dielectric layer is disposed between the anti-fuse gate and the substrate. The first doping region is formed in the substrate at one side of the floating gate. The second doping region is formed in the substrate between the floating gate and the anti-fuse gate.Type: GrantFiled: May 8, 2020Date of Patent: June 14, 2022Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Ching-Hua Chen, Bing-Chen Ji, Shun-Tsung Yu, Ming-Yuan Lin, Han-Chao Lai, Jih-Wen Chou, Chen-Chiu Hsue
-
Patent number: 11355696Abstract: The present disclosure relates to a magneto-resistive random access memory (MRAM) cell having an extended upper electrode, and a method of formation. In some embodiments, the MRAM cell has a magnetic tunnel junction (MTJ) arranged over a conductive lower electrode. A conductive upper electrode is arranged over the magnetic tunnel junction. Below the conductive lower electrode is a first conductive via structure in a first dielectric layer. Below the conductive via structure is a discrete conductive jumper structure in a second dielectric layer. A dielectric body of a third dielectric material that is different from the first dielectric material and the second dielectric material extends vertical from the first dielectric layer at least partially into the second dielectric layer.Type: GrantFiled: June 12, 2020Date of Patent: June 7, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jun-Yao Chen, Chun-Heng Liao, Hung Cho Wang
-
Patent number: 11348931Abstract: A nonvolatile memory device includes a cell array formed on a substrate, and a control gate pickup structure, wherein the cell array comprises floating gates, and a control gate surrounding the floating gates, wherein the control gate pickup structure comprises a floating gate polysilicon layer, a control gate polysilicon layer surrounding the floating gate polysilicon layer and connected to the control gate, and at least one contact plug formed on the control gate polysilicon layer.Type: GrantFiled: January 7, 2020Date of Patent: May 31, 2022Assignee: KEY FOUNDRY CO., LTD.Inventors: Min Kuck Cho, Seung Hoon Lee
-
Patent number: 11322507Abstract: A method of forming a semiconductor device includes recessing the upper surface of first and second areas of a semiconductor substrate relative to the third area of the substrate, forming a pair of stack structures in the first area each having a control gate over a floating gate, forming a first source region in the substrate between the pair of stack structures, forming an erase gate over the first source region, forming a block of dummy material in the third area, forming select gates adjacent the stack structures, forming high voltage gates in the second area, forming a first blocking layer over at least a portion of one of the high voltage gates, forming silicide on a top surface of the high voltage gates which are not underneath the first blocking layer, and replacing the block of dummy material with a block of metal material.Type: GrantFiled: February 25, 2021Date of Patent: May 3, 2022Assignee: Silicon Storage Technology, Inc.Inventors: Chunming Wang, Jack Sun, Xian Liu, Leo Xing, Nhan Do, Andy Yang, Guo Xiang Song
-
Patent number: 11312615Abstract: Various embodiments of the present disclosure are directed towards a method to roughen a crystalline layer. A crystalline layer is deposited over a substrate. A mask material is diffused into the crystalline layer along grain boundaries of the crystalline layer. The crystalline layer and the mask material may, for example, respectively be or comprise polysilicon and silicon oxide. Other suitable materials are, however, amenable. An etch is performed into the crystalline layer with an etchant having a high selectivity for the crystalline layer relative to the mask material. The mask material defines micro masks embedded in the crystalline layer along the grain boundaries. The micro masks protect underlying portions of the crystalline layer during the etch, such that the etch forms trenches in the crystalline layer where unmasked by the micro masks.Type: GrantFiled: July 29, 2020Date of Patent: April 26, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ting-Jung Chen
-
Patent number: 11316011Abstract: An erasable programmable non-volatile memory includes a first-type well region, three doped regions, two gate structures, a blocking layer and an erase line. The first doped region is connected with a source line. The third doped region is connected with a bit line. The first gate structure is spanned over an area between the first doped region and the second doped region. A first polysilicon gate of the first gate structure is connected with a select gate line. The second gate structure is spanned over an area between the second doped region and the third doped region. The second gate structure includes a floating gate and the floating gate is covered by the blocking layer. The erase line is contacted with the blocking layer. The erase line is located above an edge or a corner of the floating gate.Type: GrantFiled: November 12, 2020Date of Patent: April 26, 2022Assignee: EMEMORY TECHNOLOGY INC.Inventors: Wein-Town Sun, Chun-Hsiao Li
-
Patent number: 11309325Abstract: One embodiment includes: a substrate; a memory cell array that extends in a direction vertical to the substrate and includes a memory string having a plurality of series-coupled memory cells, and a selection transistor coupled to one end of the memory string; a wiring portion that includes a plurality of first conducting layers and a plurality of interlayer insulating films, the first conducting layers functioning as gate electrodes of the memory cell and the selection transistor, the interlayer insulating film being positioned between the first conducting layers in above and below directions; and a second conducting layer arranged on end portions of the plurality of first conducting layers of the selection transistor. The first conducting layers are electrically coupled in common to the second conducting layer.Type: GrantFiled: July 28, 2020Date of Patent: April 19, 2022Assignee: KIOXIA CORPORATIONInventor: Daigo Ichinose
-
Patent number: 11302705Abstract: The present invention includes a semiconductor structure having a substrate, a gate structure, and a first spacer. The gate structure includes a floating gate structure, an inter-gate dielectric layer, and a control gate structure. The floating gate structure is disposed on the substrate. The inter-gate dielectric layer is disposed on the floating gate structure. The control gate structure is deposited on the inter-gate dielectric layer and includes an electrode layer, a contact layer and a cap layer. The electrode layer is disposed on the inter-gate dielectric layer. The contact layer is disposed on the electrode layer. The cap layer is disposed on the contact layer. The first spacer is disposed on sidewalls of the control gate structure and covers the electrode layer, the contact layer, and the cap layer. Furthermore, the bottom surface of the first spacer is disposed between the bottom surface and the top surface of the electrode layer.Type: GrantFiled: August 29, 2019Date of Patent: April 12, 2022Assignee: WINBOND ELECTRONICS CORP.Inventors: Chih-Jung Ni, Chuan-Chi Chou, Yao-Ting Tsai
-
Patent number: 11264472Abstract: In an example, a memory may have a group of series-coupled memory cells, where a memory cell of the series-coupled memory cells has an access gate, a control gate coupled to the access gate, and a dielectric stack between the control gate and a semiconductor. The dielectric stack is to store a charge.Type: GrantFiled: July 23, 2020Date of Patent: March 1, 2022Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 11257830Abstract: In the memory structure, a pair of gate stack structures is on a first dielectric layer and separated from each other. Each of the gate stack structures includes a word line and a second dielectric layer. A third dielectric layer is on the sidewall of the gate stack structures. A pair of floating gates is between the gate stack structures. Each of the floating gates is on the third dielectric layer on the sidewall of the corresponding gate stack structure. The top surface of the floating gates is not higher than the that of the second dielectric layer. A fourth dielectric layer covers the first and third dielectric layers, and the floating gates. A control gate is on the fourth dielectric layer between the floating gates. A doped region is in the substrate beside the gate stack structures. An erase gate is above the control gate and the floating gates.Type: GrantFiled: December 9, 2020Date of Patent: February 22, 2022Assignee: Powerchip Semiconductor Manufacturing CorporationInventor: Wen-Yueh Jang